- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9044 > MCP4725A2T-E/CH (Microchip Technology)IC DAC 12BIT EE W/I2C SOT23-6 PDF資料下載
參數(shù)資料
| 型號： | MCP4725A2T-E/CH |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 21/50頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT EE W/I2C SOT23-6 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | EEPROM，I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-6 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁面： | 673 (CN2011-ZH PDF) |
| 配用： | MCP4725DM-PTPLS-ND - BOARD DAUGHTER PICTAIL MCP4725 |
| 其它名稱： | MCP4725A2T-E/CHDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
MCP4725
DS22039D-page 28
2009 Microchip Technology Inc.
7.3
General Call
The MCP4725 device acknowledges the general call
address (0x00 in the first byte). The meaning of the
general call address is always specified in the second
allow to use “00000000” (00h) in the second byte.
Please refer to the Phillips I2C document for more
details of the General Call specifications. The
MCP4725 supports the following general calls:
7.3.1
GENERAL CALL RESET
The general reset occurs if the second byte is
“00000110” (06h). At the acknowledgement of this
byte, the device will abort current conversion and
perform an internal reset similar to a power-on-reset
(POR). Immediately after this reset event, the device
uploads the contents of the EEPROM into the DAC
register.
7.3.2
GENERAL CALL WAKE-UP
If the second byte is “00001001” (09h), the device will
reset the power-down bits. After receiving this com-
mand, the power-down bits of the DAC register are set
to a normal operation (PD1, PD2 = 0,0). The power-
down bit settings in EEPROM are not affected.
FIGURE 7-2:
General Call Address
Format.
7.4
High-Speed (HS) Mode
The I2C specification requires that a high-speed mode
device must be ‘a(chǎn)ctivated’ to operate in high-speed
(3.4 Mbit/s) mode. This is done by sending a special
address byte of 00001XXX following the START bit.
The XXX bits are unique to the high-speed (HS) mode
Master. This byte is referred to as the high-speed (HS)
Master Mode Code (HSMMC). The MCP4725 device
does not acknowledge this byte. However, upon
receiving this command, the device switches to HS
mode and can communicate at up to 3.4 Mbit/s on SDA
and SCL lines. The device will switch out of the HS
mode on the next STOP condition.
For more information on the HS mode, or other I2C
modes, please refer to the Phillips I2C specification.
7.5
I2C BUS CHARACTERISTICS
The I2C specification defines the following bus
protocol:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined using Figure 7-3.
7.5.1
BUS NOT BUSY (A)
Both data and clock lines remain HIGH.
7.5.2
START DATA TRANSFER (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition.
All commands must be preceded by a START
condition.
7.5.3
STOP DATA TRANSFER (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
7.5.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition.
LSB
First Byte
ACK
x
0 0 0 0 0 0 0 0 A
A
x x x x x x x
(General Call Address)
Second Byte
ACK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT23S09E-1HPGG8 | IC CLK BUFFER ZD HI DRV 16-TSSOP |
| VI-BTH-MY-F3 | CONVERTER MOD DC/DC 52V 50W |
| MCP4725A1T-E/CH | IC DAC 12BIT EE W/I2C SOT23-6 |
| M83723/95A1404N | CONN PLUG 4POS STRAIGHT W/SCKT |
| VI-BTH-MY-F1 | CONVERTER MOD DC/DC 52V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP4725A3T-E/CH | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MCP4725A3T-E/CH-CUT TAPE | 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6 |
| MCP4725DM-PTPLS | 功能描述:子卡和OEM板 MCP4725 DAC PICTail Plus Daughter Board RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MCP4725EV | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MCP4725 Eval Brd RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MCP4725T-E/CH | 功能描述:數(shù)模轉(zhuǎn)換器- DAC SNGL 12B NV DAC with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。