REV. 5.1.0 ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO 4.0 DEVICE OPERATION 4.1 SPP MODE This is ECR mode 000 " />
參數(shù)資料
型號(hào): ST78C36CJ44TR-F
廠商: Exar Corporation
文件頁(yè)數(shù): 3/27頁(yè)
文件大?。?/td> 0K
描述: IC UART FIFO 16B 44PLCC
標(biāo)準(zhǔn)包裝: 500
特點(diǎn): *
FIFO's: 16 字節(jié)
規(guī)程: 打印機(jī)
電源電壓: 5V
帶并行端口:
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
包裝: 帶卷 (TR)
ST78C36/36A
11
REV. 5.1.0
ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
4.0 DEVICE OPERATION
4.1
SPP MODE
This is ECR mode 000 (system RESET mode).
In this output-only mode the host data is registered to PD[7:0] at the trailing edge of -IOW; PDIR is driven low;
-STROBE, -AUTOFD, INIT, and -SLCTIN are open-drain; and all timing is managed by the host through DSR
and DCR registers.
4.2
PS2 MODE
This is ECR mode 001.
In this bi-directional mode the host output data is registered to PD[7:0] at the trailing edge of -IOW, PDIR is
driven by DIR to allow peripheral data input, -AUTOFD, INIT, and -SLCTIN are totem-pole, and all timing is
managed by the host through DSR and DCR registers.
4.3
PPF MODE
This is ECR mode 010.
In this output-only mode the host data is written to the FIFO with I/O writes to address 400 or by DMA writes;
PDIR is driven low; -AUTOFD, INIT, and -SLCTIN are totem-pole.
FIFO data is automatically registered to PD[7:0] whenever the FIFO-E bit is low (data available), and timing is
generated by controller logic that handshakes -STROBE (controller) with BUSY (peripheral).
4.4
ECP MODE
This is ECR mode 011.
In this bi-directional mode the host data is written to the FIFO with I/O writes to address 000, 400 or DMA;
PDIR is driven by DIR (can only be set in ECR mode 001); -AUTOFD, INIT, and -SLCTIN are totem-pole. I/O
writes to address 000 will write a low into the FIFO tag bit, while I/O writes to address 400 or DMA will insert a
high.
4.4.1
ECP FORWARD MODE (PDIR = 0)
FIFO data is automatically registered to PD[7:0] whenever the FIFO-E bit is low (data available), and timing is
generated by controller logic that handshakes -STROBE (controller) with BUSY (peripheral). Data from the
FIFO tag bit is output on -AUTOFD after being registered simultaneous with FIFO data.
相關(guān)PDF資料
PDF描述
XR16L2550IMTR-F IC UART FIFO 16B DUAL 48TQFP
XR16M780IL32-F IC UART FIFO 64B 32QFN
XR68M752IL32TR-F IC UART FIFO 64B DUAL 32QFN
ATMEGA168-15AT MCU AVR 16K FLASH 15MHZ 32-TQFP
ST16C450CQ48TR-F IC UART SINGLE 48TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP6023T-I/MS 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Rail-to-Rail Input/Output, 10 MHz Op Amps
MCP6023T-I/OT 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Rail-to-Rail Input/Output, 10 MHz Op Amps
MCP6023T-I/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Rail-to-Rail Input/Output, 10 MHz Op Amps
MCP6023T-I/SL 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Rail-to-Rail Input/Output, 10 MHz Op Amps
MCP6023T-I/SN 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2.5V 10MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比(最小值):63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流(最大值):10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel