REV. 5.1.0 2.0 STANDARD DEFINITIONS Forw" />
參數(shù)資料
型號(hào): ST78C36CJ44TR-F
廠商: Exar Corporation
文件頁(yè)數(shù): 24/27頁(yè)
文件大?。?/td> 0K
描述: IC UART FIFO 16B 44PLCC
標(biāo)準(zhǔn)包裝: 500
特點(diǎn): *
FIFO's: 16 字節(jié)
規(guī)程: 打印機(jī)
電源電壓: 5V
帶并行端口:
安裝類(lèi)型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
包裝: 帶卷 (TR)
ST78C36/36A
6
ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
REV. 5.1.0
2.0 STANDARD DEFINITIONS
Forward direction only.
Compatible Mode: “Centronics” or standard mode.
Reverse direction only.
Nibble mode: 4 bits at a time using status lines for data “Hewlett Packard Bi-tronics”.
Bi-directional.
EPP: Enhanced Parallel port-used primarily by non-printer peripherals.
ECP: Extended Capability Port-used primarily by new generation of printers and scanners.
3.0 INTERNAL REGISTERS
3.1
DATA REGISTER (DATA )
DATA Bits 7-0:
For host output cycles in SPP mode (ECR mode 000) or PS/2 mode (ECR mode 001), data from the host is
registered at the trailing edge of -IOW. On host input cycles, data at the peripheral port is passed through to
the host data bus.
3.2
ECP FIFO ADDRESS ( ECP-AFIFO )
ECP-AFIFO Bits 7-0:
This port is only available for programmed I/O (non-DMA), and only has significance for host write. Data
written to this port is stored in the FIFO if FIFO-F = 0 and will be lost if FIFO-F = 1. A 9th FIFO bit (tag) is set
low on write. A read from this port is the same as a read at 400.
3.3
STATUS REGISTER ( DSR )
This status register is read-only except for bit-0, and all bits are latched for the duration of -IOR.
DSR Bit-0:
If EPP mode is not selected, this bit returns logic one. During EPP mode, bit-0 will return a high if the EPP 10
msecond TimeOut elapsed during the last EPP read or write cycle (this TimeOut also aborts the EPP cycle).
This status bit is cleared by exiting EPP mode or by the host writing a high to bit-0 of this register.
DSR Bits 2-1:
Reserved, logic one.
DSR Bit-3:
The true state of the -ERROR pad.
DSR Bit-4:
The true state of the SLCT pad.
DSR Bit-5:
The true state of the PE(mpty) pad.
DSR Bit-6:
The true state of the -ACK pad.
DSR Bit-7:
The complement of the BUSY pad.
相關(guān)PDF資料
PDF描述
XR16L2550IMTR-F IC UART FIFO 16B DUAL 48TQFP
XR16M780IL32-F IC UART FIFO 64B 32QFN
XR68M752IL32TR-F IC UART FIFO 64B DUAL 32QFN
ATMEGA168-15AT MCU AVR 16K FLASH 15MHZ 32-TQFP
ST16C450CQ48TR-F IC UART SINGLE 48TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST78C36CQ-0A-EVB 功能描述:界面開(kāi)發(fā)工具 Supports 78C36 64 ld TQFP, ISA Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V
ST78C36CQ64 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
ST78C36CQ64-F 功能描述:接口 - 專(zhuān)用 UART RoHS:否 制造商:Texas Instruments 產(chǎn)品類(lèi)型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
ST78L05 制造商:SEMTECH_ELEC 制造商全稱(chēng):SEMTECH ELECTRONICS LTD. 功能描述:3-Terminal positive voltage regulator
ST78L05U 制造商:SEMTECH_ELEC 制造商全稱(chēng):SEMTECH ELECTRONICS LTD. 功能描述:3-Terminal Positive Voltage Regulator