- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9431 > MCP7940MT-I/MNY (Microchip Technology)IC RTCC I2C 64B SRAM 8-TDFN PDF資料下載
參數(shù)資料
| 型號： | MCP7940MT-I/MNY |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 18/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTCC I2C 64B SRAM 8-TDFN |
| 標準包裝： | 3,300 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，閏年，方波輸出，SRAM |
| 存儲容量： | 64B |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-WFDFN 裸露焊盤 |
| 供應商設備封裝： | 8-TDFN（2x3） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | MCP7940MT-I/MNY-ND MCP7940MT-I/MNYTR |
MCP7940M
DS22292A-page 8
Preliminary
2012 Microchip Technology Inc.
FIGURE 3-2:
ACKNOWLEDGE TIMING
3.1.2
DEVICE ADDRESSING AND OPERATION
A control byte is the first byte received following the
Start condition from the master device (Figure 3-2).
The control byte for accessing the SRAM and RTCC
registers are set to ‘1101111’. The RTCC registers and
the SRAM share the same address space.
The last bit of the control byte defines the operation to
be performed. When set to a ‘1’ a read operation is
selected, and when set to a ‘0’ a write operation is
selected. The next byte received defines the address of
the data byte (Figure 3-3). The upper address bits are
transferred first, followed by the Least Significant bits
(LSb).
Following the Start condition, the MCP7940M monitors
the SDA bus, checking the device type identifier being
transmitted. Upon receiving a ‘1101111’ code, the
slave device outputs an Acknowledge signal on the
SDA line. Depending on the state of the R/W bit, the
MCP7940M will select a read or write operation.
FIGURE 3-3:
ADDRESS SEQUENCE BIT ASSIGNMENTS
SCL
9
8
7
6
5
4
3
2
11
2
3
Transmitter must release the SDA line at this point
allowing the Receiver to pull the SDA line low to
acknowledge the previous eight bits of data.
Receiver must release the SDA line at this point
so the Transmitter can continue sending data.
Data from transmitter
SDA
Acknowledge
Bit
1
101
R/W
X
A
0
SRAM RTCC CONTROL BYTE
ADDRESS BYTE
CONTROL
CODE
111
X = Don’t Care
相關PDF資料 |
PDF描述 |
|---|---|
| MS3450L12S-4P | CONN RCPT 1POS WALL MNT W/PINS |
| VI-B3N-IU-F1 | CONVERTER MOD DC/DC 18.5V 200W |
| VI-B3K-IU-F2 | CONVERTER MOD DC/DC 40V 200W |
| VI-B3J-IU-F3 | CONVERTER MOD DC/DC 36V 200W |
| M83723/75W1831N | CONN PLUG 31POS STRAIGHT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCP7940N | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low-Cost I2C? Real-Time Clock/Calendar with SRAM and Battery Switchover |
| MCP7940N_13 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low-Cost I2Ca?￠ Real-Time Clock/Calendar with SRAM and Battery Switchover |
| MCP7940N-E/MNY | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low-Cost I2C Real-Time Clock/Calendar with SRAM and Battery Switchover |
| MCP7940N-E/MS | 制造商:Microchip Technology Inc 功能描述:I2C GP RTCC, 64B SRAM, EXT - Rail/Tube 制造商:Microchip Technology Inc 功能描述:IC RTCC 64B SRAM GP I2C 8MSOP |
| MCP7940N-E/SN | 制造商:Microchip Technology Inc 功能描述:I2C GP RTCC, 64B SRAM, EXT - Rail/Tube 制造商:Microchip Technology Inc 功能描述:IC RTCC 64B SRAM GP I2C 8SOIC 制造商:Microchip Technology Inc 功能描述:I2C GP RTCC, 64B SRAM, EXT, 8 SOIC 3.90mm(.150in) TUBE |
發(fā)布緊急采購，3分鐘左右您將得到回復。