- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9389 > MCP79512T-I/MN (Microchip Technology)IC RTCC SPI 64B SRAM 10-TDFN PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP79512T-I/MN |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 17/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC RTCC SPI 64B SRAM 10-TDFN |
| 標(biāo)準(zhǔn)包裝： | 3,300 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，EEPROM，閏年，方波輸出，SRAM，唯一 ID |
| 存儲(chǔ)容量： | 64B |
| 時(shí)間格式： | HH:MM:SS:hh（12/24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | SPI |
| 電源電壓： | 1.8 V ~ 3.6 V |
| 電壓 - 電源，電池： | 1.3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 10-TDFN（3x3） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)
Micrel, Inc.
SY87739L
June 2011
9
M9999-061511
hbwhelp@micrel.com
DivSel3
DivSel2
DivSel1
DivSel0
P
0
17
0
1
18
0
1
0
19
0
1
20
0
1
0
21
0
1
0
1
22
0
1
0
23
0
1
24
1
0
25
1
0
1
26
1
0
1
0
27
1
0
1
28
1
0
29
1
0
1
30
1
0
31
1
32
or (408) 955-1690
Table 1. DivSel Divider Setting
Fractional-N Control
This circuit controls the P/P–1 divider, selecting the
appropriate divide ratio, either P or P–1, in the correct
pattern.
As explained in the example of Figure 2 above,
controlling the P/P–1 divider amounts to generating a
repeating binary bit stream. In that example, a “1”
represents dividing by 4, and a “0” represents dividing by
3. The full cycle, “101”, says to divide by 4 twice, and to
divide by 3 once.
In the general case, the pattern “101” need not change
based on the P divider value. To multiply by 14/3 instead
of 11/3, for example, the same “101” pattern would be
used, but we would alternate dividing by 5 and 4, instead
of dividing by 4 and 3. The P value, in effect, represents
the integer part of the multiplication factor.
The repeating binary bit pattern really depends only on
the number of times to divide by P, and the number of
times to divide by P–1. We label the number of times to
divide by P as QP, and the number of times to divide by
P–1 as QP–1. The fractional-N synthesizer generates its
output frequency as per this formula:
fFNOUT =
+
1
P
1
P
Q
P
× f
REF
In Figure 2, we multiply by 11/3, or 41/3. Matching
against the formula, P = 4, QP–1 = 1, and QP =2.
The SY87739L accepts QP and QP–1 values from its
MicroWire interface, where they exist as the 5-bit
values “qp” and “qpm1.” Both values are unsigned binary
numbers. QP and QP-1 are both constrained to be 31 or
less, and their sum is also constrained to be 31 or less.
That means that the denominator in the above formula
must be 31 or less.
As would be expected from the formula, setting QP to
zero causes frequency multiplication exactly by P–1.
Setting QP–1 to zero causes frequency multiplication
exactly by P. The SY87739L behavior is undefined if
both QP and QP–1 are both set to zero.
In the general case, the length of the repeating binary bit
pattern is QP + QP–1. It consists of QP “1”, and QP–1 “0.”
The SY87739L accomplishes this by implementing
Bresenham’s algorithm in hardware. To see how this
works, we need a more complicated example. Let’s say
we need to multiply by 110/23, or 5 – 5/23. In this
example, P = 5, QP–1 = 5, and QP = 18. The nave
approach would generate a bit pattern of:
11111 11111 11111 11100 000
The spaces between groups of five digits are added for
readability only. This pattern is 23 bits long, with QP (that
is, 18) “1” and QP–1 (that is, 5) “0”, so it will multiply
correctly, but it doesn’t match P/P–1 divider edges to
input edges in the best way possible.
In fact, the best pattern, in terms of minimizing distance
between divider and reference input edges, is:
11110 11110 1110 11110 1110
Table 2 shows how Bresenham’s algorithm works. The
first column is an accumulator. It starts at zero, but
otherwise takes the result from the fourth column of the
previous row. The second column is the value to add to
the accumulator at each step. In the general case, this is
always QP–1. The third column forms the sum. The fourth
column takes the sum modulo (QP + QP–1).
The last column is “0” whenever the modulo changes the
sum. Note that the Table has 23 rows, before the sum is
zero, and the entire algorithm repeats itself.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M83723/86R2016N | CONN PLUG 16POS STRAIGHT W/SCKT |
| MCP4231-502E/SL | IC DGTL POT DUAL 5K 2CH 14SOIC |
| VI-B3Z-MW-F4 | CONVERTER MOD DC/DC 2V 40W |
| VI-B3P-MW-B1 | CONVERTER MOD DC/DC 13.8V 100W |
| MCP79511T-I/MS | IC RTCC SPI 64B SRAM 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP7951X | 制造商:MAS 制造商全稱:MAS 功能描述:3V SPI Real-Time Clock Calendar with Battery Switchover |
| MCP79520 | 制造商:MAS 制造商全稱:MAS 功能描述:3V SPI Real-Time Clock Calendar with Battery Switchover |
| MCP79520-I/MS | 功能描述:實(shí)時(shí)時(shí)鐘 SPI GP RTCC 2Kb EE 64B SRAM ID RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| MCP79520T-I/MN | 功能描述:實(shí)時(shí)時(shí)鐘 SPI GP RTCC 2Kb EE 64B SRAM ID RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| MCP79520T-I/MS | 功能描述:實(shí)時(shí)時(shí)鐘 SPI GP RTCC 2Kb EE 64B SRAM ID RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。