參數(shù)資料
型號: MCV14AI/P
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14
封裝: 0.300 INCH, ROHS COMPLIANT, PLASTIC, DIP-14
文件頁數(shù): 58/84頁
文件大小: 1007K
代理商: MCV14AI/P
2009 Microchip Technology Inc.
Preliminary
DS41338B-page 59
MCV14A
10.0
COMPARATOR VOLTAGE
REFERENCE MODULE
The Comparator Voltage Reference module also
allows the selection of an internally generated voltage
reference for one of the C2 comparator inputs. The
VRCON register (Register 10-1) controls the Voltage
Reference module shown in Figure 10-1.
10.1
Configuring The Voltage
Reference
The voltage reference can output 32 voltage levels; 16
in a high range and 16 in a low range.
Equation 10-1 determines the output voltages:
EQUATION 10-1:
10.2
Voltage Reference Accuracy/Error
The full range of VSS to VDD cannot be realized due to
construction of the module. The transistors on the top
and bottom of the resistor ladder network (Figure 10-1)
keep CVREF from approaching VSS or VDD. The excep-
tion is when the module is disabled by clearing the
VREN bit (VRCON<7>). When disabled, the reference
voltage is VSS when VR<3:0> is ‘0000’ and the VRR
(VRCON<5>) bit is set. This allows the comparator to
detect a zero-crossing and not consume the CVREF
module current.
The voltage reference is VDD derived and, therefore,
the CVREF output changes with fluctuations in VDD.
The tested absolute accuracy of the comparator
voltage reference can be found in Section 11.2 “DC
VRR = 1 (low range): CVREF = (VR<3:0>/24) x VDD
VRR = 0 (high range):
CVREF = (VDD/4) + (VR<3:0> x VDD/32)
REGISTER 10-1:
VRCON: VOLTAGE REFERENCE CONTROL REGISTER
R/W-0
U-0
R/W-0
VREN
VROE
VRR
—VR3
VR2
VR1
VR0
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
VREN: CVREF Enable bit
1
= CVREF is powered on
0
= CVREF is powered down, no current is drawn
bit 6
VROE: CVREF Output Enable bit(1)
1
= CVREF output is enabled
0
= CVREF output is disabled
bit 5
VRR: CVREF Range Selection bit
1
= Low range
0
= High range
bit 4
Unimplemented: Read as ‘0’
bit 3-0
VR<3:0> CVREF Value Selection bit
When VRR = 1: CVREF= (VR<3:0>/24)*VDD
When VRR = 0: CVREF= VDD/4+(VR<3:0>/32)*VDD
Note 1: When this bit is set, the TRIS for the CVREF pin is overridden and the analog voltage is placed on the
CVREF pin.
2: CVREF controls for ratio metric reference applies to Comparator 2.
相關PDF資料
PDF描述
MD8031AHB883B 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40
MD8255A 24 I/O, PIA-GENERAL PURPOSE, PDIP40
MD82C52-/883 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CDIP28
MR82C52-/883 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CQCC28
MD82C55A-5/B 24 I/O, PIA-GENERAL PURPOSE, CDIP40
相關代理商/技術參數(shù)
參數(shù)描述
MCV15/10-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 10WAY
MCV15/2-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 2WAY
MCV15/3-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 3WAY
MCV15/4-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 4WAY
MCV15/5-GF-381 制造商:Phoenix Contact 功能描述:HEADER PCB VERTICAL 3.81MM 5WAY