- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45211 > MCW68332A (FREESCALE SEMICONDUCTOR INC) 32-BIT, MICROCONTROLLER, UUC PDF資料下載
參數(shù)資料
| 型號： | MCW68332A |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, MICROCONTROLLER, UUC |
| 封裝： | WAFER |
| 文件頁數(shù)： | 76/111頁 |
| 文件大小： | 650K |
| 代理商： | MCW68332A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
MC68332
MOTOROLA
MC68332TS/D
67
The system software must stop each submodule before asserting STOP to avoid complications at re-
start and to avoid data corruption. The SCI submodule receiver and transmitter should be disabled, and
the operation should be verified for completion before asserting STOP. The QSPI submodule should be
stopped by asserting the HALT bit in SPCR3 and by asserting STOP after the HALTA flag is set.
FRZ1 — Freeze 1
0 = Ignore the FREEZE signal on the IMB
1 = Halt the QSPI (on a transfer boundary)
FRZ1 determines what action is taken by the QSPI when the FREEZE signal of the IMB is asserted.
FREEZE is asserted whenever the CPU enters the background mode.
FRZ0 — Freeze 0
Reserved
Bits [12:8] — Not Implemented
SUPV — Supervisor/Unrestricted
0 = User access
1 = Supervisor access
SUPV defines the assignable QSM registers as either supervisor-only data space or unrestricted data
space.
IARB — Interrupt Arbitration Identification Number
The IARB field is used to arbitrate between simultaneous interrupt requests of the same priority. Each
module that can generate interrupt requests must be assigned a unique, non-zero IARB field value. Re-
fer to 3.8 Interrupts for more information.
QTEST — QSM Test Register
$YFFC02
QTEST is used during factory testing of the QSM. Accesses to QTEST must be made while the MCU
is in test mode.
QILR determines the priority level of interrupts requested by the QSM and the vector used when an in-
terrupt is acknowledged.
ILQSPI — Interrupt Level for QSPI
ILQSPI determines the priority of QSPI interrupts. This field must be given a value between $0 (inter-
rupts disabled) to $7 (highest priority).
ILSCI — Interrupt Level of SCI
ILSCI determines the priority of SCI interrupts. This field must be given a value between $0 (interrupts
disabled) to $7 (highest priority).
If ILQSPI and ILSCI are the same nonzero value, and both submodules simultaneously request inter-
rupt service, QSPI has priority.
QILR — QSM Interrupt Levels Register
$YFFC04
15
14
13
11
10
8
7
0
ILQSPI
ILSCI
QIVR
RESET:
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68332GVFC16 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68332ACPV20B1 | 32-BIT, 20 MHz, MICROCONTROLLER, PQFP144 |
| MC68332GCFC16 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68332GVPV16 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP144 |
| MC68332GMEH20 | 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCW-70A | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW-70B | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW74HC4851ATR DIE | 制造商:ON Semiconductor 功能描述: |
| MCWF06R1000BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 100R 0.1% 0. |
| MCWF06R1001BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 1K 0.1% 0.1W |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。