- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45211 > MCW68332A (FREESCALE SEMICONDUCTOR INC) 32-BIT, MICROCONTROLLER, UUC PDF資料下載
參數(shù)資料
| 型號(hào)： | MCW68332A |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, MICROCONTROLLER, UUC |
| 封裝： | WAFER |
| 文件頁數(shù)： | 87/111頁 |
| 文件大小： | 650K |
| 代理商： | MCW68332A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當(dāng)前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
MC68332
MOTOROLA
MC68332TS/D
77
Figure 15 QSPI RAM
Once the CPU has set up the queue of QSPI commands and enabled the QSPI, the QSPI can operate
independently of the CPU. The QSPI executes all of the commands in its queue, sets a flag indicating
that it is finished, and then either interrupts the CPU or waits for CPU intervention. It is possible to ex-
ecute a queue of commands repeatedly without CPU intervention.
RR[0:F] — Receive Data RAM
$YFFD00
Data received by the QSPI is stored in this segment. The CPU reads this segment to retrieve data from
the QSPI. Data stored in receive RAM is right-justified. Unused bits in a receive queue entry are set to
zero by the QSPI upon completion of the individual queue entry. The CPU can access the data using
byte, word, or long-word addressing.
The CPTQP value in SPSR shows which queue entries have been executed. The CPU uses this infor-
mation to determine which locations in receive RAM contain valid data before reading them.
TR[0:F] — Transmit Data RAM
$YFFD20
Data that is to be transmitted by the QSPI is stored in this segment. The CPU usually writes one word
of data into this segment for each queue command to be executed.
Information to be transmitted must be written to transmit data RAM in a right-justified format. The QSPI
cannot modify information in the transmit data RAM. The QSPI copies the information to its data serial-
izer for transmission. Information remains in transmit RAM until overwritten.
*The PCS0 bit represents the dual-function PCS0/SS.
CR[0:F] — Command RAM
$YFFD40
7
6543210
CONT
BITSE
DT
DSCK
PCS3
PCS2
PCS1
PCS0*
—
CONT
BITSE
DT
DSCK
PCS3
PCS2
PCS1
PCS0*
COMMAND CONTROL
PERIPHERAL CHIP SELECT
QSPI RAM MAP
RECEIVE
RAM
TRANSMIT
RAM
D00
D1E
D20
D3E
WORD
D40
D4F
COMMAND
RAM
BYTE
WORD
RR0
RR1
RR2
RRD
RRE
RRF
TR0
TR1
TR2
TRD
TRE
TRF
CR0
CR1
CR2
CRD
CRE
CRF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68332GVFC16 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68332ACPV20B1 | 32-BIT, 20 MHz, MICROCONTROLLER, PQFP144 |
| MC68332GCFC16 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68332GVPV16 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP144 |
| MC68332GMEH20 | 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCW-70A | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW-70B | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW74HC4851ATR DIE | 制造商:ON Semiconductor 功能描述: |
| MCWF06R1000BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 100R 0.1% 0. |
| MCWF06R1001BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 1K 0.1% 0.1W |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。