87
8048C–AVR–02/12
ATtiny43U
put is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the
operating frequency of the fast PWM mode can be twice as high as the phase correct PWM
mode that use dual-slope operation. This high frequency makes the fast PWM mode well suited
for power regulation, rectification, and DAC applications. High frequency allows physically small
sized external components (coils, capacitors), and therefore reduces total system cost.
In fast PWM mode, the counter is incremented until the counter value matches the TOP value.
The counter is then cleared at the following timer clock cycle. The timing diagram for the fast
shown as a histogram for illustrating the single-slope operation. The diagram includes non-
inverted and inverted PWM outputs. The small horizontal line marks on the TCNTn slopes repre-
sent Compare Matches between OCRnx and TCNTn.
Figure 12-6. Fast PWM Mode, Timing Diagram
The Timer/Counter Overflow Flag (TOVn) is set each time the counter reaches TOP. If the inter-
rupt is enabled, the interrupt handler routine can be used for updating the compare value.
In fast PWM mode, the compare unit allows generation of PWM waveforms on the OCnx pins.
Setting the COMnx[1:0] bits to two will produce a non-inverted PWM and an inverted PWM out-
put can be generated by setting the COMnx[1:0] to three: Setting the COMnA[1:0] bits to one
allowes the OCnA pin to toggle on Compare Matches if the WGMn2 bit is set. This option is not
ible on the port pin if the data direction for the port pin is set as output. The PWM waveform is
generated by setting (or clearing) the OCnx Register at the Compare Match between OCRnx
and TCNTn, and clearing (or setting) the OCnx Register at the timer clock cycle the counter is
cleared (changes from TOP to BOTTOM).
The PWM frequency for the output can be calculated by the following equation:
The N variable represents the prescale factor (1, 8, 64, 256, or 1024).
TCNTn
OCRnx Update and
TOVn Interrupt Flag Set
1
Period
2
3
OCn
(COMnx[1:0] = 2)
(COMnx[1:0] = 3)
OCRnx Interrupt Flag Set
4
5
6
7
f
OCnxPWM
f
clk_I/O
N 256
------------------
=