參數(shù)資料
型號: MH16D72AKLB-75
廠商: Mitsubishi Electric Corporation
英文描述: JT 41C 41#20 PIN GRND PLUG
中文描述: 1,207.959,552位(16,777,216 - Word的72位),雙數(shù)據(jù)速率同步DRAM模塊
文件頁數(shù): 18/39頁
文件大?。?/td> 348K
代理商: MH16D72AKLB-75
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
MH16D72AKLB-10,75
1,207.959,552-BIT (16,777,216-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0397-1.1
24.Nov.2000
Preliminary Spec.
Some contents are subject to change without notice.
18
AC TIMING REQUIREMENTS
(Component Level)
(Ta=0 ~ 70 , Vdd = VddQ = 2.5 ± 0.2V, Vss = VssQ = 0V, unless otherwise noted)
C
ns
15
10
15
10
CL=2
tCK
0.35
0.35
DQ and DQS data Valid window
tDV
19
19
20
ns
+0.6
+0.5
DQS-DQ Skew(for DQS and all DQ signals)
tDQSQA
ns
min(tCL,
tCH
min(tCL,
tCH
CLK half period
tHP
tCK
0.55
0.45
0.55
0.45
CLK Low level width
tCL
CLK cycle time
tCK
CL=2.5
16
15
14
14
AC Characteristics
-10
-75
1.1
0.9
1.1
0.9
0.6
0.4
0.6
0.4
1.2
0.9
1.2
0.9
0.25
0.25
0.6
0.4
0.6
0.4
0
0
15
15
0.2
0.2
0.2
0.2
0.35
0.35
0.35
0.35
1.25
0.75
1.25
0.75
tHP-1.0
tHP-0.75
+0.6
+0.5
+0.8
-0.8
+0.75
-0.75
+0.8
-0.8
+0.75
-0.75
2
1.75
tCK
tCK
ns
ns
tCK
tCK
ns
ns
tCK
tCK
tCK
tCK
tCK
ns
ns
ns
ns
ns
ns
ns
ns
0.6
0.5
0.6
0.5
15
8
15
7.5
tCK
0.45
0.55
0.45
+0.8
-0.8
+0.75
-0.75
+0.8
-0.8
+0.75
-0.75
Max.
Min.
Max.
Min.
Parameter
0.55
Read preamble
tRPRE
Read postamble
tRPST
tWPRE
Write preamble
tWPST
Write postamble
tWPRES
Write preamble setup time
Input Hold time (address and control)
tIH
tIS
Input Setup time (address and control)
tMRD
Mode Register Set command cycle time
tDSH
DQS falling edge hold time from CLK
tDSS
DQS falling edge to CLK setup time
tDQSL
DQS input Low level width
tDQSH
DQS input High level width
tDQSS
Write command to first DQS latching transition
tQH
DQ/DQS output hold time from DQS
tDQSQ
DQS-DQ Skew(for DQS and associated DQ signals)
Data-out-low impedance time from CLK//CLK
tLZ
tHZ
Data-out-high impedance time from CLK//CLK
tDIPW
DQ and DM input pulse width (for each input)
Input Hold time(DQ,DM)
Input Setup time (DQ,DM)
tDS
tDH
tCH
CLK High level width
ns
DQ Output Valid data delay time from CLK//CLK
tDQSCK
DQ Output Valid data delay time from CLK//CLK
ns
tAC
Notes
Unit
Symbol
O
相關(guān)PDF資料
PDF描述
MH16S64AMA-10 Circular Connector; No. of Contacts:22; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:12-35 RoHS Compliant: No
MH16S64AMA-12 JT 22C 22#22D PIN RECP
MH16S64AMA-8 JT 22C 22#22D SKT WALL RECP
MH16S64APFC-7 1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM
MH16S64APFC-7L 1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH16FAD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH16FAD-R 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH16FAG 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH-16FAG-8.192MHZ 制造商:MtronPTI 功能描述:
MH16FAG-R 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator