- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371106 > MH32D64KQH-10 (Mitsubishi Electric Corporation) 2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module PDF資料下載
參數(shù)資料
| 型號： | MH32D64KQH-10 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module |
| 中文描述： | 2147483648位（33554432字64位），雙數(shù)據(jù)速率同步DRAM模塊 |
| 文件頁數(shù)： | 14/40頁 |
| 文件大?。?/td> | 350K |
| 代理商： | MH32D64KQH-10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
MH32D64KQH-75,-10
2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0417-0.2
17.May.2001
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MITSUBISHI
ELECTRIC
14
EXTENDED MODE REGISTER
DLL disable / enable mode can be programmed by setting the extended
mode register (EMRS). The extended mode register stores these data
until the next EMRS command, which may be issued when all banks in
discrete are in idle state. After tRSC from a EMRS command, the DDR DIMM
is ready for new command.
/S0
/RAS
/CAS
/WE
A12-A0
/CK0
V
CK0
BA0
BA1
0
1
DLL
Disable
DLL enable
DLL disable
A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA1 BA0
0
0
0
0
DD
1
0
0
DS
QFC
0
0
0
0
0
1
Drive
Strength
Normal
Weak
0
1
QFC
Disable
Enable
A12
0
相關PDF資料 |
PDF描述 |
|---|---|
| MH32D72AKLA-10 | JT 53C 53#22 SKT GRND PLUG |
| MH32D72AKLA-75 | Circular Connector; No. of Contacts:79; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:20; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:20-35 RoHS Compliant: No |
| MH32D72AKLB-10 | JT 79C 79#22D SKT GRND PLUG |
| MH32D72AKLB-75 | Circular Connector; No. of Contacts:41; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:20; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:20-41 RoHS Compliant: No |
| MH32D72KLH-10 | 2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MH32D64KQH-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLA-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLA-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLB-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLB-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
發(fā)布緊急采購，3分鐘左右您將得到回復。