- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371108 > MH64D72KLH-10 (Mitsubishi Electric Corporation) 4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module PDF資料下載
參數(shù)資料
| 型號： | MH64D72KLH-10 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| 中文描述： | 4831838208位（67108864 - Word的72位），雙數(shù)據(jù)速率同步DRAM模塊 |
| 文件頁數(shù)： | 19/38頁 |
| 文件大?。?/td> | 326K |
| 代理商： | MH64D72KLH-10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
MH64D72KLG-75,-10
4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0389-1.1
20.Nov.2000
Preliminary Spec.
Some contents are subject to change without notice.
19
18
17
7.8
7.8
1
1
1
1
200
200
80
75
1
1
15
15
15
15
20
20
20
20
80
75
70
65
120,000
50
120,000
45
us
tCK
tCK
tCK
ns
tCK
ns
ns
ns
ns
ns
Average Periodic Refresh interval
tREFI
Exit Power down to -Read command
tXPRD
Exit Power down to command
tXPNR
tXSRD
Exit Self Ref. to -Read command
tXSNR
Exit Self Ref. to non-Read command
tWTR
Internal Write to Read Command Delay
ns
35
35
Auto Precharge write recovery + precharge time
tDAL
-10
-75
AC Characteristics
Max.
Min.
Max.
Min.
Parameter
tWR
Write Recovery time
tRRD
Act to Act Delay time
Row Precharge time
Row to Column Delay
tRP
tRCD
tRFC
Auto Ref. to Active/Auto Ref. command period
ns
Row Cycle time(operation)
tRC
Row Active time
ns
tRAS
Notes
Unit
Symbol
Output Load Condition
(for component measurement)
DQ
Output Timing
Measurement
Reference
Point
V
REF
V
REF
DQS
V
O U
V
REF
30pF
50ohm
V
TT
=V
REF
Zo=50 ohm
10cm
AC TIMING REQUIREMENTS(Continues)
(Ta=0 ~ 70 C
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH64D72KLH-75 | 4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH64S64APFH-6 | 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM |
| MH64S64APFH-6L | 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM |
| MH64S64APFH-7 | 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM |
| MH64S64APFH-7L | 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH64D72KLH-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH64FAD | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH64FAD-R | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH64FAG | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH64FAG-R | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。