參數(shù)資料
型號： MH64D72KLH-10
廠商： Mitsubishi Electric Corporation
英文描述： 4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
中文描述： 4831838208位（67108864 - Word的72位），雙數(shù)據(jù)速率同步DRAM模塊
文件頁數(shù)： 4/38頁
文件大小： 326K
代理商： MH64D72KLH-10
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
MH64D72KLG-75,-10
4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0389-1.1
20.Nov.2000
Preliminary Spec.
Some contents are subject to change without notice.
4
PIN FUNCTION
CK0,/CK0
Input
Clock: CK0 and /CK0 are differential clock inputs. All address and
control input signals are sampled on the crossing of the positive edge
of CK0 and negative edge of /CK0. Output (read) data is referenced to
the crossings of CK0 and /CK0 (both directions of crossing).
CKE0
Input
Clock Enable: CKE0 controls SDRAM internal clock. When CKE0 is low, the
internal clock for the following cycle is ceased. CKE0 is also used to select
auto / self refresh. After self refresh mode is started, CKE0 becomes
asynchronous input. Self refresh is maintained as long as CKE0 is low.
/S0
Input
Physical Bank Select: When /S0 is high, any command means No Operation.
/RAS, /CAS, /WE
Input
Combination of /RAS, /CAS, /WE defines basic commands.
A0-12
Input
A0-12 specify the Row / Column Address in conjunction with BA0,1. The Row
Address is specified by A0-12. The Column Address is specified by A0-9,11.
A10 is also used to indicate precharge option. When A10 is high at a read / write
command, an auto precharge is performed. When A10 is high at a precharge
command, all banks are precharged.
BA0,1
Input
DQ 0-64
CB 0-7
Input / Output
DQS0-17
Vdd, VddQ
Power Supply
Power Supply. Vdd and VddQ are connected on the module.
VddQ, VssQ
Power Supply
Bank Address: BA0,1 specifies one of four banks in SDRAM to which a command is applied. BA0,1
must be set with ACT, PRE, READ, WRITE commands.
Data Input/Output: Data bus
Data Strobe: Output with read data, input with write data. Edge-aligned
with read data, centered in write data. Used to capture write data.
SYMBOL
TYPE
DESCRIPTION
Input / Output
Vref
Input
SSTL_2 reference voltage.
Vddspd
Power Supply
Power Supply for SPD
RESET
Input
This signal is asynchronous and is driven low to the register in order to
guarantee the register outputs are low.
SDA
Input / Output
This bidirectional pin is used to transfer data into or out of the SPD EEPROM.
A resistor must be connected from the SDA bus line to VDD to act as a pullup.
SCL
Input
This signal is used to clock data into and out of the SPD EEPROM. A resistor
may be connected from the SCL bus time to VDD to act as a pullup.
SA0-2
These signals are tied at the system planar to either VSS or VDD to configure
the serial SPD EEPROM address range.
Input
VDD identification flag
VDDID
Power Supply. Vss and VssQ are connected on the module.
相關PDF資料
PDF描述
MH64D72KLH-75 4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH64S64APFH-6 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM
MH64S64APFH-6L 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM
MH64S64APFH-7 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM
MH64S64APFH-7L 4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM
相關代理商/技術參數(shù)
參數(shù)描述
MH64D72KLH-75 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH64FAD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH64FAD-R 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH64FAG 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH64FAG-R 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*