- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69033 > MK10N512VML100 (FREESCALE SEMICONDUCTOR INC) RISC MICROCONTROLLER, PBGA104 PDF資料下載
參數(shù)資料
| 型號： | MK10N512VML100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PBGA104 |
| 封裝： | 8 X 8 MM, MAPBGA-104 |
| 文件頁數(shù)： | 48/60頁 |
| 文件大?。?/td> | 877K |
| 代理商： | MK10N512VML100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
6.9 Human-machine interfaces (HMI)
6.9.1 General Switching Specifications
These general purpose specifications apply to all signals configured for GPIO, SCI,
FlexCAN, CMT, and I2C signals.
Table 41. General switching specifications
Symbol
Description
Min.
Max.
Unit
Notes
GPIO pin interrupt pulse width (digital glitch filter disa‐
bled) — Synchronous path
1.5
—
Bus clock
cycles
GPIO pin interrupt pulse width (digital glitch filter disa‐
bled, analog filter enabled) — Asynchronous path
100
—
ns
GPIO pin interrupt pulse width (digital glitch filter disa‐
bled, analog filter disabled) — Asynchronous path
16
—
ns
External reset pulse width (digital glitch filter disabled)
TBD
—
Mode select (EZP_CS) hold time after reset deasser‐
tion
2
—
Bus clock
cycles
Port rise and fall time (high drive strength)
Slew disabled
Slew enabled
—
12
36
ns
Port rise and fall time (low drive strength)
Slew disabled
Slew enabled
—
32
36
ns
1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. 75pF load
4. 15pF load
6.9.2 TSI Electrical Specifications
Table 42. Touch Sensing Input module specifications
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
VDDTSI
Operating voltage
1.71
—
3.6
V
CELE
Target electrode capacitance range
1
20
500
pF
fREFmax
Reference oscillator frequency
—
5.5
TBD
MHz
Table continues on the next page...
Peripheral operating requirements and behaviors
K10 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
52
Preliminary
Freescale Semiconductor, Inc.
Preliminary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK10X512VLQ100 | RISC MICROCONTROLLER, PQFP144 |
| MK10X512VMD100 | RISC MICROCONTROLLER, PBGA144 |
| MK1493-02AGTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLF | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLFTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK10N512VML100R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML120 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML120R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML150 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML150R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。