- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69033 > MK10N512VML100 (FREESCALE SEMICONDUCTOR INC) RISC MICROCONTROLLER, PBGA104 PDF資料下載
參數(shù)資料
| 型號： | MK10N512VML100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PBGA104 |
| 封裝： | 8 X 8 MM, MAPBGA-104 |
| 文件頁數(shù)： | 7/60頁 |
| 文件大小： | 877K |
| 代理商： | MK10N512VML100 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
5.1.5 Power consumption operating behaviors
Table 5. Power consumption operating behaviors
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
IDD_RUN
Run mode current — all peripheral clocks disa‐
bled, code executing from flash
@ 1.8V
@ 3.0V
—
40
42
TBD
mA
IDD_RUN
Run mode current — all peripheral clocks ena‐
bled, code executing from flash
@ 1.8V
@ 3.0V
—
55
56
TBD
mA
IDD_RUN_M
AX
Run mode current — all peripheral clocks ena‐
bled and peripherals active, code executing from
flash
@ 1.8V
@ 3.0V
—
85
TBD
mA
IDD_WAIT
Wait mode current at 3.0 V — all peripheral
clocks disabled
—
15
TBD
mA
IDD_STOP Stop mode current at 3.0 V
—
1.4
TBD
mA
IDD_VLPR Very-low-power run mode current at 3.0 V — all
peripheral clocks disabled
—
1.25
TBD
mA
IDD_VLPR Very-low-power run mode current at 3.0 V — all
peripheral clocks enabled
—
TBD
mA
IDD_VLPW Very-low-power wait mode current at 3.0 V
—
1.05
TBD
mA
IDD_VLPS
Very-low-power stop mode current at 3.0 V
—
30
TBD
μA
IDD_LLS
Low leakage stop mode current at 3.0 V
—
12
TBD
μA
IDD_VLLS3 Very low-leakage stop mode 3 current at 3.0 V
128KB RAM devices
—
8
TBD
μA
IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V
—
4
TBD
μA
IDD_VLLS1 Very low-leakage stop mode 1 current at 3.0 V
—
2
TBD
μA
IDD_VBAT Average current when CPU is not accessing
RTC registers at 3.0 V
—
550
TBD
nA
1. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode.
All peripheral clocks disabled.
2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All
peripheral clocks enabled, but peripherals are not in active operation.
3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All
peripheral clocks enabled, and peripherals are in active operation.
4. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
5. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for fast IRCLK mode. All peripheral
clocks disabled. Code executing from flash.
6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for fast IRCLK mode. All peripheral
clocks enabled but peripherals are not in active operation. Code executing from flash.
General
K10 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
Freescale Semiconductor, Inc.
Preliminary
15
Preliminary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK10X512VLQ100 | RISC MICROCONTROLLER, PQFP144 |
| MK10X512VMD100 | RISC MICROCONTROLLER, PBGA144 |
| MK1493-02AGTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLF | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| MK1493-02AGLFTR | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK10N512VML100R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML120 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML120R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML150 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
| MK10N512VML150R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K10 Sub-Family Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。