![](http://datasheet.mmic.net.cn/220000/MK41T56N00_datasheet_15500018/MK41T56N00_5.png)
Symbol
Parameter
Min
Max
Unit
t
PD
SCL and SDA at V
IH
before Power Down
0
ns
t
FB
V
PFD
(min) to V
SO
V
CC
Fall Time
300
μ
s
t
RB
V
SO
to V
PFD
(min) V
CC
Rise Time
100
μ
s
t
REC
SCL and SDA at V
IH
after Power Up
200
μ
s
Table 9. Power Down/Up Mode AC Characteristics
(T
A
= 0 to 70
°
C or –40 to 85
°
C)
AI00595
VCC
VPFD
VSO
tFB
tREC
tPD
tRB
DATA RETENTION TIME
SDA
SCL
IBAT
Figure 5. Power Down/Up Mode AC Waveforms
OPERATION
(cont’d)
The clock continually monitors V
CC
for an out of
tolerance condition. Should V
CC
fall below V
PFD
,
the device terminates an access in progress and
resets the device address counter. Inputs to the
device will not be recognized at this time to prevent
erroneous data from being written to the device
from an out of tolerance system. When V
CC
falls
below V
BAT
, the device automatically switches over
to the battery and powers down into an ultra low
current mode of operation to conserve battery life.
Upon power-up, the device switches from battery
to V
CC
at V
BAT
and recognizes inputs when V
CC
goes above V
PFD
volts.
2-WIRE BUS CHARACTERISTICS
This bus is intended for communication between
different ICs. It consists of two lines: one bi-direc-
tional for data signals (SDA) and one for clock
signals (SCL). Both the SDA and the SCL lines
must be connected to a positive supply voltage via
a pull-up resistor.
The following protocol has been defined:
– Data transfer may be initiated only when the
bus is not busy.
– During data transfer, the data line must remain
stable whenever the clock line is High.
– Changes in the data line while the clock line is
High will be interpreted as control signals.
5/15
MK41T56, MKI41T56