- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359171 > ML6510CQ-130 Series Programmable Adaptive Clock Manager (PACMan⑩) PDF資料下載
參數(shù)資料
| 型號(hào)： | ML6510CQ-130 |
| 英文描述： | Series Programmable Adaptive Clock Manager (PACMan⑩) |
| 中文描述： | 系列可編程自適應(yīng)時(shí)鐘管理器（吃豆⑩） |
| 文件頁(yè)數(shù)： | 11/18頁(yè) |
| 文件大?。?/td> | 603K |
| 代理商： | ML6510CQ-130 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
11
ML6510
PCB trace impedance
Z
0
= 40
to 65
Lumped
CL
≤
20pF
FBX
CLKX
ML6510-130
FIRST-ORDER
MATCHED LOADS
ML6510-130
GENERIC
LOAD
R2
One way trip delay < t
RANGE
/2
PCB trace impedance
Z
0
= 40
to 65
Lumped
CLX
≤
20pF
FBX
CLKX
LOAD
LOAD
R2
R3
Length L
X
PCB trace impedance
Z
0
= 40
to 65
Lumped
CLY
≤
20pF
FBY
CLKY
LOAD
R2
R3
One way trip delay < t
RANGE
/2
Length L
Y
|C
LX
– C
LY
| < 5pF
|L
X
– L
Y
| < 4"
Z
OX
= Z
OY
R3
PCB trace impedance
Z
0
= 40
to 65
Lumped
CL
≤
20pF
FBX
CLKX
ML6510-80
FIRST-ORDER
MATCHED LOADS
ML6510-80
GENERIC
LOAD
R1
One way trip delay < t
RANGE
/2
PCB trace impedance
Z
0
= 40
to 65
Lumped
CLX
≤
20pF
FBX
CLKX
LOAD
LOAD
R1
Length L
X
PCB trace impedance
Z
0
= 40
to 65
Lumped
CLY
≤
20pF
FBY
CLKY
LOAD
R1
One way trip delay < t
RANGE
/2
Length L
Y
|C
LX
– C
LY
| < 5pF
|L
X
– L
Y
| < 4"
Z
OX
= Z
OY
EXTERNAL INPUT CLOCKS
The external input clock to the ML6510 can be either a
differential Pseudo-ECL clock or a single-ended TTL clock.
This is selected using the CS bit in the serial shift register.
For the single-ended TTL clock tie the CLK
INH
and CLK
INL
pins together. The ML6510 ensures that there is a well-
defined phase difference between the input and output
clocks.
RESET
AND LOCK
When
RESET
is de-asserted, the internal programming
logic will become active, loading in the configuration bits
(see Programming the ML6510). Once the configuration is
loaded, the PLL will lock onto the reference signal, and
then the deskew blocks will adapt to the load conditions.
When all eight output clocks are stable and deskewed,
LOCK will be asserted. The asserted polarity of lock is
high. Thus, LOCK can be used to indicate that the system
is ready, or it can be used to drive the
RESET
input of
another PACMan in a clock tree.
CHIP
VCC
RESET
LOCK
tRESET
tLOCK
tLOCK
PROGRAM IN THE
CONFIGURATION
PROGRAM IN THE
CONFIGURATION
0
5V
RESET
may be reasserted at any time to reset the chip
operations. Following a
RESET
assertion of valid pulse
width (see Programming Electrical Characteristics), the
ML6510 must again be loaded with a configuration, then
it will re-lock and reassert lock when all eight clock
outputs are stable and deskewed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML65F16244 | 16-Bit Buffer/Line Driver with 3-State Outputs |
| ML65F16244CR | 16-Bit Buffer/Line Driver with 3-State Outputs |
| ML922 | REMOTE CONTROL RECEIVER |
| MLE | Multilayer Transient Voltage Suppressor |
| MLN | Multiline Transient Voltage Surge Suppressor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML6510CQ80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ML6510CQ-80 | 制造商:MICRO-LINEAR 制造商全稱(chēng):MICRO-LINEAR 功能描述:Series Programmable Adaptive Clock Manager (PACMan⑩) |
| ML6516244 | 制造商:MICRO-LINEAR 制造商全稱(chēng):MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CR | 制造商:MICRO-LINEAR 制造商全稱(chēng):MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CT | 制造商:MICRO-LINEAR 制造商全稱(chēng):MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。