- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359171 > ML6510CQ-130 Series Programmable Adaptive Clock Manager (PACMan⑩) PDF資料下載
參數(shù)資料
| 型號(hào)： | ML6510CQ-130 |
| 英文描述： | Series Programmable Adaptive Clock Manager (PACMan⑩) |
| 中文描述： | 系列可編程自適應(yīng)時(shí)鐘管理器（吃豆⑩） |
| 文件頁數(shù)： | 3/18頁 |
| 文件大?。?/td> | 603K |
| 代理商： | ML6510CQ-130 |
3
ML6510
PIN DESCRIPTION
PIN NUMBER
NAME
DESCRIPTION
32
ROMMSB
MSB of the internal ROM address. Tie to GND if not used. See section on
Programming the ML6510.
20
MD
OUT
MD
IN
MCLK
Programming pin. See section on Programming the ML6510.
19
Programming pin. See section on Programming the ML6510.
21
Programming pin. See section on Programming the ML6510.
22
RESET
Reset all internal circuits. Asserted polarity is low.
23
LOCK
Indicates when the PLL and deskew buffers have locked. Asserted polarity is
high.
28
29
CLK
INH
CLK
INL
Input clock pins. For TTL clock reference use CLK
INH
pin
shorted to the CLK
INL
pin. For PECL clock reference drive pins differentially.
Input clock type is selected by the CS bit in the shift register.
16,14,9,7,
44, 42, 37, 35
CLK[0–7]
Clock outputs
18,12,11,5,
2, 40, 39, 33
FB[0–7]
Clock feedback inputs for the deskew buffers
3,31
25
AVCC[1–3]
Analog circuitry supply pins, separated from noisy digital supply pins to
provide isolation. All supplies are nominally +5V.
4, 30, 24
AGND[1–3]
Analog circuitry ground pins
15
DVCC01
Digital supply pin for CLK0 and CLK1 output buffers. Nominally +5V.
8
DVCC23
Digital supply pin for CLK2 and CLK3 output buffers. Nominally +5V.
43
DVCC45
Digital supply pin for CLK4 and CLK5 output buffers. Nominally +5V.
36
DVCC67
Digital supply pin for CLK6 and CLK7 output buffers. Nominally +5V.
17, 13, 10, 6,
1, 41, 38, 34
DGND[0–7]
Digital ground pins for CLK [0–7] output buffers. Each clock output buffer has
its own ground pin to avoid crosstalk and ground bounce problems.
26
27
RCLKL
RCLKH
Differential reference clock output used to minimize
part-to-part skew when building clock trees with other PACMan
integrated circuits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML65F16244 | 16-Bit Buffer/Line Driver with 3-State Outputs |
| ML65F16244CR | 16-Bit Buffer/Line Driver with 3-State Outputs |
| ML922 | REMOTE CONTROL RECEIVER |
| MLE | Multilayer Transient Voltage Suppressor |
| MLN | Multiline Transient Voltage Surge Suppressor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML6510CQ80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ML6510CQ-80 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:Series Programmable Adaptive Clock Manager (PACMan⑩) |
| ML6516244 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CR | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CT | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。