- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45333 > ML67Q5002LA (LAPIS SEMICONDUCTOR CO LTD) 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA144 PDF資料下載
參數(shù)資料
| 型號： | ML67Q5002LA |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA144 |
| 封裝： | 11 X 11 MM, 0.80 MM PITCH, PLASTIC, LFBGA-144 |
| 文件頁數(shù)： | 10/25頁 |
| 文件大?。?/td> | 233K |
| 代理商： | ML67Q5002LA |
FEDL675001-01
OKI Semiconductor
ML675001/67Q5002/67Q5003
17/24
External memory controller
Controls access of externally connected devices such as ROM (FLASH), SRAM, SDRAM (EDO DRAM), IO
devices, and internal FLASH memory.
(1)
ROM (FLASH) access function
: 1 bank
Supports 16-bit devices
Supports FLASH memory:
Byte write (can be written only by IF equivalent to SRAM).
In ML67Q5002/ML67Q5003, control internal FLASH access.
Configurable access timing.
(2)
SRAM access function
: 1 bank
Supports 16-bit devices
Supports asynchronous SRAM
Configurable access timing.
(3)
DRAM access function
: 1 bank
Supports 16-bit device
Supports EDO/SDRAM
: Simultaneous connections to EDO-DRAM and SDRAM cannot be
made.
Configurable access timing.
(4)
External IO access function
: 2 banks
Supports 8-bit/16-bit access
: Independent configuration for each bank
Each bank has two chip selects
: XIOCS_N[3:0]
Supports external wait input
: XWAIT
Access Timing configurable for each bank independently
Power Management
HALT, STANDBY, clock gear, clock control functions are supported as power save functions.
(1)
HALT mode
HALT object
CPU, internal RAM, AHB bus control
HALT mode setting: Set by the system control register.
Exit HALT mode due to: Reset, interrupt
(2)
STANDBY mode
Stops the clock of entire LSI.
STANDBY mode setting: Specified by the system control register.
Exit STANDBY mode due to: Reset, external interrupt (other than EFIQ_N)
(3)
Clock gear
This LSI has two clock systems, HCLK and CCLK.
Configure HCLK and CCLK frequency.
HCLK: CPU, bus control, synchronous serial interface, I2C.
CCLK: Timers, PWM, UART, AD converter, etc.
(4)
Clock control by each function unit
AD converter, PWM, Timers, DRAMC, DMAC, UART(FIFO), UART, Synchronous SIO, I2C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML67Q5003LA | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA144 |
| ML9040-BXXGA | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| ML9040A-A01WA | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC81 |
| ML9040A-AXXWA | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC81 |
| ML9040A-BXXGA | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML67Q5002-NNNLA | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q5002-NNNTC | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q5002TC | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q5003 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:32-bit ARM-Based General-Purpose Microcontroller |
| ML67Q5003ALA | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。