- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369919 > MMC2001 (MOTOROLA INC) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MMC2001 |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 32-BIT, 34 MHz, RISC PROCESSOR, PQFP144 |
| 封裝： | PLASTIC, TQFP-144 |
| 文件頁(yè)數(shù)： | 25/260頁(yè) |
| 文件大小： | 3848K |
| 代理商： | MMC2001 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)
MMC2001
REFERENCE MANUAL
INTEGER CPU
MOTOROLA
2-3
A single condition code/carry (C) bit is provided for condition testing and for use in
implementing arithmetic and logical operations greater than 32 bits. Typically, the C-
bit is set only by explicit test/comparison operations, not as a side-effect of normal
instruction operation. Exceptions to this rule occur for specialized operations for
which it is desirable to combine condition setting with actual computation.
A 16-entry alternate register file is provided to support low overhead interrupt excep-
tion processing. The CPU supports both vectored and autovectored interrupts.
2.4 Programming Model
The MCORE programming model is defined separately for two privilege modes:
supervisor and user. Certain operations are not available in user mode.
User programs can only access registers specific to the user mode; system software
executing in the supervisor mode can access all registers, using the control registers
to perform supervisory functions. User programs are thus restricted from accessing
privileged information. The operating system performs management and service
tasks for the user programs by coordinating their activities.
Most instructions execute in either mode, but some instructions that have important
system effects are privileged and can only execute in the supervisor mode. For
instance, user programs cannot execute the
stop
,
doze
,
or
wait
instructions. To pre-
vent a user program from entering the supervisor mode except in a controlled man-
ner, instructions that can alter the S bit in the program status register (PSR) are
privileged. The
trap #n
instructions provide controlled access to operating system
services for user programs. Access to special control registers is also precluded in
user mode.
When the S bit in the PSR is set, the processor executes instructions in the supervi-
sor mode. Bus cycles associated with an instruction indicate either supervisor or user
access depending on the mode.
The processor uses the user programming model during normal user mode process-
ing. During exception processing, the processor changes from user to supervisor
mode. Exception processing saves the current value of the PSR in the EPSR or
FPSR shadow control register and then sets the S bit in the PSR, forcing the proces-
sor into the supervisor mode. To return to the previous operating mode, a system rou-
tine may execute the
rte
(return from exception)
or
rfi
(return from fast interrupt)
instruction as appropriate, causing the instruction pipeline to be flushed and refilled
from the appropriate address space.
The registers depicted in the programming model (see
Figure 2-1
) provide operand
storage and control. The registers are partitioned into two levels of privilege: user and
supervisor. The user programming model consists of 16 general-purpose 32-bit regis-
ters, the 32-bit program counter (PC) and the condition/carry (C) bit. The C bit is
implemented as bit 0 of the PSR. This is the only portion of the PSR accessible by the
user. The supervisor programming model consists of 16 additional 32-bit general-pur-
pose registers (the alternate file), as well as a set of status/control registers and
scratch registers. By convention, register R15 serves as the link register for subrou-
tine calls, and register R0 is typically used as the current stack pointer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MMC2075 | Integrated Processor with Roaming FLEX Decoder |
| MMC2075VF001 | Integrated Processor with Roaming FLEX Decoder |
| MMC2080 | Integrated Processor with Roaming FLEX Decoder |
| MMC2080VF001 | Integrated Processor with Roaming FLEX Decoder |
| MMC2107 | HCMOS Microcontroller Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MMC2001DDRM | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:M-CORE MMC2001 Device Driver Reference Manual |
| MMC2001HCAB33B | 功能描述:32位微控制器 - MCU PBFREE MMC2001 RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MMC2075 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Integrated Processor with Roaming FLEX Decoder |
| MMC2075VF001 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Integrated Processor with Roaming FLEX Decoder |
| MMC2080 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Integrated Processor with Roaming FLEX Decoder |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。