參數(shù)資料
型號： MP80C31-30D
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40
封裝： PLASTIC, DIP-40
文件頁數(shù)： 134/170頁
文件大?。?/td> 4133K
代理商： MP80C31-30D
66
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
Figure 11-10. Phase Correct PWM Mode, Timing Diagram
The Timer/Counter Overflow Flag (TOV0) is set each time the counter reaches BOTTOM. When either OCR0A or
ICR0 is used for defining the TOP value, the OC0A or ICF0 flag is set accordingly at the same timer clock cycle as
the OCR0x Registers are updated with the double buffer value (at TOP). The interrupt flags can be used to gener-
ate an interrupt each time the counter reaches the TOP or BOTTOM value.
When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of
all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a compare match will
never occur between the TCNT0 and the OCR0x. Note that when using fixed TOP values, the unused bits are
masked to zero when any of the OCR0x Registers are written. As the third period shown in Figure 11-10 on page
66 illustrates, changing the TOP actively while the Timer/Counter is running in the phase correct mode can result in
an unsymmetrical output. The reason for this can be found in the time of update of the OCR0x Register. Since the
OCR0x update occurs at TOP, the PWM period starts and ends at TOP. This implies that the length of the falling
slope is determined by the previous TOP value, while the length of the rising slope is determined by the new TOP
value. When these two values differ the two slopes of the period will differ in length. The difference in length gives
the unsymmetrical result on the output.
It is recommended to use the phase and frequency correct mode instead of the phase correct mode when chang-
ing the TOP value while the Timer/Counter is running. When using a static TOP value there are practically no
differences between the two modes of operation.
In phase correct PWM mode, the compare units allow generation of PWM waveforms on the OC0x pins. Setting
the COM0x1:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by set-
ting the COM0x1:0 to three (See Table 11-4 on page 73). The actual OC0x value will only be visible on the port pin
if the data direction for the port pin is set as output (DDR_OC0x). The PWM waveform is generated by setting (or
clearing) the OC0x Register at the compare match between OCR0x and TCNT0 when the counter increments, and
clearing (or setting) the OC0x Register at compare match between OCR0x and TCNT0 when the counter decre-
ments. The PWM frequency for the output when using phase correct PWM can be calculated by the following
equation:
OCRnx/TOP Update and
OCnA Interrupt Flag Set
or ICFn Interrupt Flag Set
(Interrupt on TOP)
1
2
3
4
TOVn Interrupt Flag Set
(Interrupt on Bottom)
TCNTn
Period
OCnx
(COMnx1:0 = 2)
(COMnx1:0 = 3)
f
OCnxPCPWM
f
clk_I/O
2N TOP
-----------------------------
=
相關(guān)PDF資料
PDF描述
MT80C31-25D 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
MS80C31-20D 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44
MS80C51T-20D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
MT80C51T-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
MS80C51-25D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MP81 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BRIDGE RECTIFIERS
MP810 制造商:GOOD-ARK 制造商全稱:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS
MP-810 制造商:JAMECO BENCHPRO 功能描述:4-Piece Plier/Cutter/Screwdrivers Set
MP8100 制造商:MPS 制造商全稱:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier
MP8100DS 制造商:MPS 制造商全稱:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*