參數(shù)資料
型號： MP80C31-30D
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40
封裝： PLASTIC, DIP-40
文件頁數(shù)： 147/170頁
文件大小： 4133K
代理商： MP80C31-30D
78
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
11.11.9
TIFR0 – Timer/Counter Interrupt Flag Register 0
Bits 7:6, 4:3 – Reserved Bits
These bits are reserved for future use. For ensuring compatibility with future devices, these bits must be written to
zero when the register is written.
Bit 5 – ICF0: Timer/Counter0, Input Capture Flag
This flag is set when a capture event occurs on the ICP0 pin. When the Input Capture Register (ICR0) is set by the
WGM03:0 to be used as the TOP value, the ICF0 flag is set when the counter reaches the TOP value.
ICF0 is automatically cleared when the Input Capture Interrupt Vector is executed. Alternatively, ICF0 can be
cleared by writing a logic one to its bit location.
Bit 2 – OCF1B: Timer/Counter0, Output Compare B Match Flag
This flag is set in the timer clock cycle after the counter (TCNT0) value matches the Output Compare Register B
(OCR0B).
Note that a Forced Output Compare (0B) strobe will not set the OCF0B flag.
OCF1B is automatically cleared when the Output Compare Match B Interrupt Vector is executed. Alternatively,
OCF1B can be cleared by writing a logic one to its bit location.
Bit 1 – OCF0A: Timer/Counter0, Output Compare A Match Flag
This flag is set in the timer clock cycle after the counter (TCNT0) value matches the Output Compare Register A
(OCR0A).
Note that a Forced Output Compare (1A) strobe will not set the OCF0A flag.
OCF0A is automatically cleared when the Output Compare Match A Interrupt Vector is executed. Alternatively,
OCF0A can be cleared by writing a logic one to its bit location.
Bit 0 – TOV0: Timer/Counter0, Overflow Flag
The setting of this flag is dependent of the WGM03:0 bits setting. In Normal and CTC modes, the TOV0 flag is set
when the timer overflows. See Table 11-5 on page 74 for the TOV0 flag behavior when using another WGM03:0 bit
setting.
TOV0 is automatically cleared when the Timer/Counter0 Overflow Interrupt Vector is executed. Alternatively, TOV0
can be cleared by writing a logic one to its bit location.
11.11.10 GTCCR – General Timer/Counter Control Register
Bit 7 – TSM: Timer/Counter Synchronization Mode
Writing the TSM bit to one activates the Timer/Counter Synchronization mode. In this mode, the value that is writ-
ten to the PSR bit is kept, hence keeping the Prescaler Reset signal asserted. This ensures that the Timer/Counter
Bit
7654
3
2
1
0
–
–ICF0
–
OCF0B
OCF0A
TOV0
TIFR0
Read/Write
R
R/W
R
R/W
Initial Value
0000
0
Bit
7
6
5
4
3
2
1
0
TSM
–
PSR
GTCCR
Read/Write
R/W
R
R/W
Initial Value
0
相關(guān)PDF資料
PDF描述
MT80C31-25D 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
MS80C31-20D 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44
MS80C51T-20D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
MT80C51T-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
MS80C51-25D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MP81 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BRIDGE RECTIFIERS
MP810 制造商:GOOD-ARK 制造商全稱:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS
MP-810 制造商:JAMECO BENCHPRO 功能描述:4-Piece Plier/Cutter/Screwdrivers Set
MP8100 制造商:MPS 制造商全稱:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier
MP8100DS 制造商:MPS 制造商全稱:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*