
MPC107 Hardware Specifications (Rev 0.2)
PRELIMINARYSUBJECT TO CHANGE WITHOUT NOTICE
19
Electrical and Thermal Characteristics
1.4.3.3 Output AC Timing SpeciTcation
Table 10 provides the processor bus AC timing speciTcations for the MPC107. See Figure 7 and Figure 8.
Notes:
1
All memory and related interface output signal speciTcations are speciTed from the V
= 1.4 V of the rising edge
of the memory bus clock, SDRAM_SYNC_IN to the TTL level (0.8 or 2.0 V) of the signal in question.
SDRAM_SYNC_IN is the same as PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode (proces-
sor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN). See Figure 7.
All PCI signals are measured from OVdd/2 of the rising edge of PCI_SYNC_IN to 0.285*OVdd or 0.615*OVdd of
the signal in question for 3.3 V PCI signaling levels. See Figure 8.
All output timings assume a purely resistive 50 ohm load (See Figure 10). Output timings are measured at the
pin; time-of-ight delays must be added for trace lengths, vias, and connectors in the system.
PCI Bussed signals are composed of the following signals: LOCK, IRDY, C/BE[0D3], PAR, TRDY, FRAME, STOP,
DEVSEL, PERR, SERR, AD[0D31], REQ[4D0], GNT[4D0], IDSEL, INTA.
PCI hold times can be varied, see 1.4.3.3.1 òPCI Signal Output Hold Timingó section for information on program-
mable PCI output hold times. The values shown for item 13a are for PCI compliance.
These speciTcations are for the default driver strengths indicated in Table 4.
2
3
4
5
6
Figure 10 shows the AC Test Load for the MPC107.
Figure 10. AC Test Load for the MPC107
Table 10. Output AC Timing Specifications
At recommended operating conditions (See Table 2) with GVdd = 3.3 V ± 5% and LVdd = 3.3 V ± 5%
Nu
m
Characteristic
3,6
Min
Max
Units
Notes
12a
PCI_SYNC_IN to Output Valid, 66 MHz PCI, with SDMA4 pulled-
down to logic 0 state. See Figure 11.
6.0
ns
2,4
PCI_SYNC_IN to Output Valid, 33 MHz PCI, with SDMA4 in the
default logic 1 state. See Figure 11.
11.0
ns
2,4
12b
Memory Interface Signals, SDRAM_SYNC_IN to Output Valid
5.5
ns
1
12c
Epic, Misc. Debug Signals, SDRAM_SYNC_IN to Output Valid
9.0
ns
1
12d
I
2
C, SDRAM_SYNC_IN to Output Valid
5.0
ns
1
12e
60x Processor Interface Signals
SDRAM_SYNC_IN to Output Valid
5.5
ns
1
13a
Output Hold, 66 MHz PCI, with SDMA4 and SDMA3 pulled-down to
logic 0 states. See Table 11.
1.0
ns
2,4,5
Output Hold, 33 MHz PCI, with SDMA4 in the default logic 1 state
and SDMA3 pulled-down to logic 0 state. See Table 11.
2.0
ns
2,4,5
13b
Output Hold (For All Others)
1
ns
1
14a
PCI_SYNC_IN to Output High Impedance (T
off
for PCI)
14.0
ns
2,4
14b
SDRAM_SYNC_IN to Output High Impedance (For All Others)
TBD
ns
1
OUTPUT
Z
0
= 50
W
OVdd/2
R
L
= 50
W
PIN
Output measurements are made at the device pin.