參數(shù)資料
型號: MPC5553MZQ132
廠商: Freescale Semiconductor
文件頁數(shù): 35/68頁
文件大?。?/td> 0K
描述: IC MCU MPC5553 REV A 324-PBGA
產品培訓模塊: MPC55xx PitchPak Family
標準包裝: 60
系列: MPC55xx Qorivva
核心處理器: e200z6
芯體尺寸: 32-位
速度: 132MHz
連通性: CAN,EBI/EMI,以太網,SCI,SPI
外圍設備: DMA,POR,PWM,WDT
輸入/輸出數(shù): 220
程序存儲器容量: 1.5MB(1.5M x 8)
程序存儲器類型: 閃存
RAM 容量: 64K x 8
電壓 - 電源 (Vcc/Vdd): 1.35 V ~ 1.65 V
數(shù)據轉換器: A/D 40x12b
振蕩器型: 外部
工作溫度: -40°C ~ 125°C
封裝/外殼: 324-BBGA
包裝: 托盤
配用: MPC5553EVBISYS-ND - KIT EVAL ISYSTEMS MPC5553
MPC5553EVBGHS-ND - KIT EVAL GREEN HILLS SOFTWARE
MPC5553EVB-ND - KIT EVAL MPC5553MZP132
MPC5553EVBE-ND - BOARD EVAL FOR MPC5553
MPC5553 Microcontroller Data Sheet, Rev. 4
Electrical Characteristics
Freescale Semiconductor
40
9
Data setup time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
tSUI
20
2
–4
20
20
2
3
20
20
2
6
20
ns
10
Data hold time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
tHI
–4
7
21
–4
–4
7
14
–4
–4
7
12
–4
ns
11
Data valid (after SCK edge)
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tSUO
5
25
18
5
5
25
14
5
5
25
13
5
ns
12
Data hold time for outputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tHO
–5
5.5
8
–5
–5
5.5
4
–5
–5
5.5
3
–5
ns
1 All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types
of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: VDDEH = 3.0–5.25 V;TA = TL to TH;
and CL = 50 pF with SRC = 0b11.
2 Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM).
82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and
132 MHz parts allow for 128 MHz system clock + 2% FM.
3 The minimum SCK cycle time restricts the baud rate selection for the given system clock rate.
These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.
4 The actual minimum SCK cycle time is limited by pad performance.
5 The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
6 The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
7 This number is calculated using the SMPL_PT field in DSPI_MCR set to 0b10.
Table 26. DSPI Timing12 (continued)
Spec
Characteristic
Symbol
80 MHz
112 MHz
132 MHz
Unit
Min.
Max.
Min.
Max.
Min.
Max.
相關PDF資料
PDF描述
MC68332AVEH16 IC MCU 32BIT 16MHZ 132-PQFP
MCF5274CVM166 IC MCU 32BIT 166MHZ 256-MAPBGA
MCF5281CVM80 IC MPU 32BIT COLDF 256-MAPBGA
S912XEP100J5MAL MCU 16BIT 1M FLASH 112LQFP
VE-2W2-CV-S CONVERTER MOD DC/DC 15V 150W
相關代理商/技術參數(shù)
參數(shù)描述
MPC5553MZQ132R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5553MZQ80 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Data Sheet
MPC5553MZQ80R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5554 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5554_06 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller