Input Value of Pins During POR" />
參數(shù)資料
型號： MPC5554MZP80
廠商： Freescale Semiconductor
文件頁數(shù)： 5/58頁
文件大?。?/td> 0K
描述： IC MCU 32BIT 2MB FLASH 416PBGA
標準包裝： 40
系列： MPC55xx Qorivva
核心處理器： e200z6
芯體尺寸： 32-位
速度： 82MHz
連通性： CAN，EBI/EMI，SCI，SPI
外圍設備： DMA，POR，PWM，WDT
輸入/輸出數(shù)： 256
程序存儲器容量： 2MB（2M x 8）
程序存儲器類型： 閃存
RAM 容量： 64K x 8
電壓 - 電源 (Vcc/Vdd)： 1.35 V ~ 1.65 V
數(shù)據(jù)轉換器： A/D 40x12b
振蕩器型： 外部
工作溫度： -40°C ~ 125°C
封裝/外殼： 416-BBGA
包裝： 托盤
Electrical Characteristics
MPC5554 Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
13
3.7.1
Input Value of Pins During POR Dependent on VDD33
When powering up the device, VDD33 must not lag the latest VDDSYN or RESET power pin (VDDEH6) by
more than the VDD33 lag specification listed in Table 6, spec 8. This avoids accidentally selecting the
bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and
therefore cannot read the default state when POR negates. VDD33 can lag VDDSYN or the RESET power
pin (VDDEH6), but cannot lag both by more than the VDD33 lag specification. This VDD33 lag specification
applies during power up only. VDD33 has no lead or lag requirements when powering down.
3.7.2
Power-Up Sequence (VRC33 Grounded)
The 1.5 V VDD power supply must rise to 1.35 V before the 3.3 V VDDSYN power supply and the RESET
power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does
not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V
POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since
they can negate as low as 2.0 V, VDD must be within specification before the 3.3 V POR and the RESET
POR negate.
Figure 3. Power-Up Sequence (VRC33 Grounded)
3.7.3
Power-Down Sequence (VRC33 Grounded)
The only requirement for the power-down sequence with VRC33 grounded is if VDD decreases to less than
its operating range, VDDSYN or the RESET power must decrease to less than 2.0 V before the VDD power
increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed
POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See
Table 6, footnote 1.
VDDSYN and RESET Power
VDD
2.0 V
1.35 V
VDD must reach 1.35 V before VDDSYN and the RESET power reach 2.0 V
相關PDF資料
PDF描述
MC912DG128CCPVE IC MCU 16BIT 128K FLASH 112-LQFP
JBXER2G05FSSDSR CONN RCPT 5POS FRONT MNT SOLDER
MCF5206CAB25A IC MCU COLDFIRE 25MHZ 160-QFP
MCF5206AB33A IC MCU COLDFIRE 33MHZ 160-QFP
VE-22W-IX-F1 CONVERTER MOD DC/DC 5.5V 75W
相關代理商/技術參數(shù)
參數(shù)描述
MPC5554MZP80R2 制造商:Freescale Semiconductor 功能描述:MPC5554 COPPERHEAD - Tape and Reel
MPC555CME 功能描述:開發(fā)板和工具包 - 其他處理器 MPC555 EVAL KIT Qorivva RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC555CMEE 功能描述:開發(fā)板和工具包 - 其他處理器 MPC555 EVAL KIT Qorivva RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC555D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:This document provides an overview of the MPC555 microcontroller, including a block diagram showing the major modular components and sections that lis
MPC555LFAVR40 功能描述:32位微控制器 - MCU MPC555 448K FLASH Qorivva RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*