參數(shù)資料
型號(hào)： MPC745CPX350LE
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 32/56頁(yè)
文件大小： 0K
描述： MCU HIP4DP 350MHZ 255-PBGA
標(biāo)準(zhǔn)包裝： 60
系列： MPC7xx
處理器類型： 32-位 MPC7xx PowerPC
速度： 350MHz
電壓： 2V
安裝類型： 表面貼裝
封裝/外殼： 255-BBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 255-FCPBGA（21x21）
包裝： 托盤
MPC755 RISC Microprocessor Hardware Specifications, Rev. 8
38
Freescale Semiconductor
System Design Information
8.2
PLL Power Supply Filtering
The AVDD and L2AVDD power signals are provided on the MPC755 to provide power to the clock
generation PLL and L2 cache DLL, respectively. To ensure stability of the internal clock, the power
supplied to the AVDD input signal should be filtered of any noise in the 500 kHz to 10 MHz resonant
frequency range of the PLL. A circuit similar to the one shown in Figure 21 using surface mount capacitors
with minimum Effective Series Inductance (ESL) is recommended. Consistent with the recommendations
of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993),
multiple small capacitors of equal value are recommended over a single large value capacitor.
The circuit should be placed as close as possible to the AVDD pin to minimize noise coupled from nearby
circuits. An identical but separate circuit should be placed as close as possible to the L2AVDD pin. It is
often possible to route directly from the capacitors to the AVDD pin, which is on the periphery of the 360
BGA footprint, without the inductance of vias. The L2AVDD pin may be more difficult to route, but is
proportionately less critical.
Figure 21 shows the PLL power supply filter circuit.
Figure 21. PLL Power Supply Filter Circuit
8.3
Decoupling Recommendations
Due to the MPC755 dynamic power management feature, large address and data buses, and high operating
frequencies, the MPC755 can generate transient power surges and high frequency noise in its power
supply, especially while driving large capacitive loads. This noise must be prevented from reaching other
components in the MPC755 system, and the MPC755 itself requires a clean, tightly regulated source of
power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at
each VDD, OVDD, and L2OVDD pin of the MPC755. It is also recommended that these decoupling
capacitors receive their power from separate VDD, (L2)OVDD, and GND power planes in the PCB,
utilizing short traces to minimize inductance.
375
250
188
150
125
400
266
200
160
133
Note: The core and L2 frequencies are for reference only. Some examples may
represent core or L2 frequencies which are not useful, not supported, or not
tested for by the MPC755; see Section 4.2.3, “L2 Clock AC Specifications,” for
valid L2CLK frequencies. The L2CR[L2SL] bit should be set for L2CLK
frequencies less than 110 MHz.
Table 17. Sample Core-to-L2 Frequencies (continued)
Core Frequency (MHz)
÷1
÷1.5
÷2
÷2.5
÷3
VDD
AVDD (or L2AVDD)
10
Ω
2.2 F
GND
Low ESL Surface Mount Capacitors
相關(guān)PDF資料
PDF描述
MPC745BVT350LE IC MPU PPC 350MHZ 255-FCPBGA
FMM44DSEN-S243 CONN EDGECARD 88POS .156 EYELET
MC68302CRC16C IC MPU NETWORK 16MHZ 132-PQA
MPC8533EVTARJA MPU POWERQUICC 783-PBGA
FMM44DSEH-S243 CONN EDGECARD 88POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC745CPX350LE 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 350MHZ 255-FCPBGA
MPC745CVT350LE 功能描述:微處理器 - MPU GF REV2.8@6W RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC75 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors
MPC750 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC750 RISC Microprocessor
MPC75-103J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*