參數(shù)資料
型號: MPC8241LZP200X
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 200 MHz, RISC PROCESSOR, PBGA357
封裝: 25 X 25 MM, PLASTIC, BGA-357
文件頁數(shù): 17/56頁
文件大小: 739K
代理商: MPC8241LZP200X
24
MPC8241 Integrated Processor Hardware Specifications
MOTOROLA
Electrical and Thermal Characteristics
1.4.3.4
I2C AC Timing Specifications
Table 12 provides the I2C input AC timing specifications for the MPC8241 at recommended operating
conditions (see Table 2) with LVDD = 3.3 V ±0.3 V.
Table 12. I2C Input AC Timing Specifications
Num
Characteristic
Min
Max
Unit
Notes
1
Start condition hold time
4.0
—CLKs
1, 2
2
Clock low period
(time before the MPC8241 will drive SCL
low as a transmitting slave after detecting
SCL low as driven by an external master)
8.0 + (16
× 2FDR[4:2]) × (5 –
4({FDR[5],FDR[1]} == b’10) –
3({FDR[5],FDR[1]} == b’11) –
2({FDR[5],FDR[1]} == b’00) –
1({FDR[5],FDR[1]} == b’01))
CLKs
1, 2, 4, 5
3
SCL/SDA rise time (from 0.5 to 2.4 V)
1
ms
4
Data hold time
0
ns
2
5
SCL/SDA fall time (from 2.4 to 0.5 V)
1
ms
6
Clock high period (time needed to either
receive a data bit or generate a START or
STOP)
5.0
CLKs
1, 2, 5
7
Data setup time
3.0
ns
3
8
Start condition setup time (for repeated
start condition only)
4.0
CLKs
1,2
9
Stop condition setup time
4.0
CLKs
1, 2
Notes:
1. Units for these specifications are in SDRAM_CLK units.
2. The actual values depend on the setting of the digital filter frequency sampling rate (DFFSR) bits in the frequency
divider register I2CFDR. Therefore, the noted timings in the above table are all relative to qualified signals. The
qualified SCL and SDA are delayed signals from what is seen in real time on the I2C bus. The qualified SCL, SDA
signals are delayed by the SDRAM_CLK clock times DFFSR times two plus one SDRAM_CLK clock. The
resulting delay value is added to the value in the table (where this note is referenced). See Figure 15.
3. Timing is relative to the sampling clock (not SCL).
4. FDR[
x] refers to the frequency divider register I2CFDR bit x.
5. Input clock low and high periods in combination with the FDR value in the frequency divider register (I2CFDR)
determine the maximum I2C input frequency. See Table 13.
相關PDF資料
PDF描述
MPC8245LZU350B 32-BIT, 350 MHz, RISC PROCESSOR, PBGA352
MPC8245LZU333B 32-BIT, 333 MHz, RISC PROCESSOR, PBGA352
MPC8245LZU300B 32-BIT, 300 MHz, RISC PROCESSOR, PBGA352
MPC8245LZU266B 32-BIT, 266 MHz, RISC PROCESSOR, PBGA352
MPC8260ACZUMIBB 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480
相關代理商/技術參數(shù)
參數(shù)描述
MPC8241LZQ166D 功能描述:微處理器 - MPU 166MHz 315.4MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8241LZQ200D 功能描述:微處理器 - MPU 200MHz 380MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8241LZQ200D 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 200MHZ BGA-357
MPC8241LZQ266D 功能描述:微處理器 - MPU 266MHz 266MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8241TVR166D 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324