參數(shù)資料
型號: MPC8241TZQ166D
廠商: Freescale Semiconductor
文件頁數(shù): 40/58頁
文件大小: 0K
描述: IC MPU 32BIT 166MHZ 357-PBGA
標(biāo)準(zhǔn)包裝: 44
系列: MPC82xx
處理器類型: 32-位 MPC82xx PowerQUICC II
速度: 166MHz
電壓: 1.8V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
MPC8241 Integrated Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
45
System Design Information
7.6
JTAG Configuration Signals
Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the
IEEE 1149.1 specification, but is provided on all processors that implement the PowerPC architecture.
While the TAP controller can be forced to the reset state using only the TCK and TMS signals, more
reliable power-on reset performance will be obtained if the TRST signal is asserted during power-on reset.
Because the JTAG interface is also used for accessing the common on-chip processor (COP) function,
simply tying TRST to HRESET is not practical.
The COP function of these processors allows a remote computer system (typically, a PC with dedicated
hardware and debugging software) to access and control the internal operations of the processor. The COP
interface connects primarily through the JTAG port, with additional status monitoring signals. The COP
port must independently assert HRESET or TRST to control the processor. If the target system has
independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or
push-button switches, the COP reset signals must be merged into these signals with logic.
The arrangement shown in Figure 27 allows the COP port to independently assert HRESET or TRST,
while ensuring that the target can drive HRESET as well. If the JTAG interface and COP header will not
be used, TRST should be tied to HRESET through a 0-
Ω isolation resistor so that it is asserted when the
system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during
power-on. Although Freescale recommends that the COP header be designed into the system as shown in
Figure 27, if this is not possible, the isolation resistor will allow future access to TRST in the case where
a JTAG interface may need to be wired onto the system in debug situations.
The COP interface has a standard header for connection to the target system, based on the 0.025"
square-post, 0.100" centered header assembly (often called a Berg header). Typically, pin 14 is removed
as a connector key.
There is no standardized way to number the COP header shown in Figure 27. Consequently, different
emulator vendors number the pins differently. Some pins are numbered top-to-bottom and left-to-right
while others use left-to-right then top-to-bottom and still others number the pins counter clockwise from
pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 27 is
common to all known emulators.
相關(guān)PDF資料
PDF描述
IDT70V639S12BFGI8 IC SRAM 2.25MBIT 12NS 208FBGA
MC860SRCZQ50D4R2 IC MPU POWERQUICC 50MHZ 357-PBGA
MC850DECZQ50BUR2 IC MPU PQUICC 50MHZ 256-PBGA
IDT70V639S12BCI8 IC SRAM 2.25MBIT 12NS 256BGA
MC850DECVR50BUR2 IC MPU PQUICC 50MHZ 256-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8241TZQ200C 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications
MPC8241TZQ200D 功能描述:微處理器 - MPU 200MHz 380MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8241TZQ266C 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications
MPC8241TZQ266D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications
MPC8245 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Processor Hardware Specifications