- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3972 > MPC8247ZQTMFA (Freescale Semiconductor)IC MPU POWERQUICC II 516-PBGA PDF資料下載
參數(shù)資料
| 型號： | MPC8247ZQTMFA |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 20/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU POWERQUICC II 516-PBGA |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | MPC82xx |
| 處理器類型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 400MHz |
| 電壓： | 1.5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 516-BBGA |
| 供應(yīng)商設(shè)備封裝： | 516-FPBGA（27x27） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
Freescale Semiconductor
27
Clock Configuration Modes
7
Clock Configuration Modes
As shown in this table, the clocking mode is set according to two sources:
PCI_CFG[0]— An input signal. Also defined as “PCI_HOST_EN.” See Chapter 6, “External
Signals,” and Chapter 9, “PCI Bridge,” in the SoC reference manual.
PCI_MODCK—Bit 27 in the Hard Reset Configuration Word. See Chapter 5, “Reset,” in the SoC
reference manual.
Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits
during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from
hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to
the selected clock operation mode as described in the following sections.
NOTE
Clock configurations change only after PORESET is asserted.
NOTE: Tval (Output Hold)
The minimum Tval = 2 ns when PCI_MODCK = 1, and the minimum
Tval = 1 ns when PCI_MODCK = 0. Therefore, designers should use clock
configurations that fit this condition to achieve PCI-compliant AC timing.
7.1
PCI Host Mode
These tables show configurations for PCI host mode. The frequency values listed are for the purpose of
illustration only. Users must select a mode and input bus frequency so that the resulting configuration does
not exceed the frequency rating of the user’s device. Note that in PCI host mode the input clock is the bus
clock.
Table 16. SoC Clocking Modes
Pins
Clocking Mode
PCI Clock Frequency Range (MHz)
Reference
PCI_CFG[0]1
1 PCI_HOST_EN
PCI_MODCK2
2 Determines PCI clock frequency range.
0
PCI host
50–66
0
1
25–50
1
0
PCI agent
50–66
1
25–50
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V658S12BCI8 | IC SRAM 2MBIT 12NS 256BGA |
| MPC8247ZQPIEA | IC MPU POWERQUICC II 516-PBGA |
| UPD44647186AF5-E22-FQ1-A | SRAM QDRII 72MBIT 165-PBGA |
| HMC60DTEF | CONN EDGECARD 120POS .100 EYELET |
| AMC44DTEN | CONN EDGECARD 88POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8248 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8248CVR | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8248CVRB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8248CVRE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8248CVRI | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。