- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4075 > MPC8323EZQADDC (Freescale Semiconductor)IC MPU PWRQUICC II 516-PBGA PDF資料下載
參數(shù)資料
| 型號： | MPC8323EZQADDC |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 63/82頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU PWRQUICC II 516-PBGA |
| 產(chǎn)品培訓(xùn)模塊： | MPC8323E PowerQUICC II Pro Processor |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | MPC83xx |
| 處理器類型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 266MHz |
| 電壓： | 1V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 516-BBGA |
| 供應(yīng)商設(shè)備封裝： | 516-FPBGA（27x27） |
| 包裝： | 托盤 |
| 配用： | MPC8323E-RDB-ND - BOARD REFERENCE DESIGN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當(dāng)前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
66
Freescale Semiconductor
Clocking
The ce_clk frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF)
and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:
When CLKIN is the primary input clock,
ce_clk = (primary clock input × CEPMF)
÷ (1 + CEPDF)
When PCI_CLK is the primary input clock,
ce_clk = [primary clock input × CEPMF × (1 + ~CFG_CLKIN_DIV)] ÷ (1 + CEPDF)
See the “QUICC Engine PLL Multiplication Factor” section and the “QUICC Engine PLL Division
Factor” section in the MPC8323E PowerQUICC II Pro Communications Processor Reference Manual for
more information.
The DDR SDRAM memory controller operates with a frequency equal to twice the frequency of csb_clk.
Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider
(
÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate
is the same frequency as ddr_clk.
The local bus memory controller operates with a frequency equal to the frequency of csb_clk. Note that
lbc_clk is not the external local bus frequency; lbc_clk passes through the LBC clock divider to create the
external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBC clock divider ratio is
controlled by LCRR[CLKDIV]. See the “LBC Bus Clock and Clock Ratios” section in the MPC8323E
PowerQUICC II Pro Communications Processor Reference Manual for more information.
In addition, some of the internal units may be required to be shut off or operate at lower frequency than
the csb_clk frequency. These units have a default clock ratio that can be configured by a memory mapped
register after the device comes out of reset. Table 56 specifies which units have a configurable clock
frequency. Refer to the “System Clock Control Register (SCCR)” section in the MPC8323E PowerQUICC
II Pro Communications Processor Reference Manual for a detailed description.
NOTE
Setting the clock ratio of these units must be performed prior to any access
to them.
Table 57 provides the operating frequencies for the 8323E PBGA under recommended operating
conditions (see Table 2).
Table 56. Configurable Clock Units
Unit
Default Frequency
Options
Security core, I2C, SAP, TPR
csb_clk
Off,
csb_clk/2, csb_clk/3
PCI and DMA complex
csb_clk
Off,
csb_clk
Table 57. Operating Frequencies for PBGA
Characteristic1
Max Operating Frequency
Unit
e300 core frequency (
core_clk)333
MHz
Coherent system bus frequency (
csb_clk)133
MHz
QUICC Engine frequency (
ce_clk)200
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8323EVRADDC | IC MPU POWERQUICC II 516-PBGA |
| HMC25DTEI | CONN EDGECARD 50POS .100 EYELET |
| MC68LC302CAF16CT | IC MPU MULTI PROTOCOL 100-LQFP |
| IDT71V67903S75PFGI | IC SRAM 9MBIT 75NS 100TQFP |
| XF2L-1325-1A | CONN FPC 13POS 0.5MM SMT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8323EZQADDCA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications |
| MPC8323EZQAFDC | 功能描述:微處理器 - MPU 8323 PBGA W/ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8323EZQAFDCA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications |
| MPC8323VRADDC | 功能描述:微處理器 - MPU 8323 NOPB PBGA W/O ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8323VRADDCA | 制造商:Freescale Semiconductor 功能描述:POWERQUICC, 32 BIT POWER ARCHITECTURE SOC, 266MHZ E300, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC MPU PWRQUICC 266MHZ 516BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。