參數(shù)資料
型號(hào): MQ80C52CXXX-25/883:D
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44
封裝: CERAMIC, QFP-44
文件頁數(shù): 40/170頁
文件大?。?/td> 25028K
134
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
Table 16-3 on page 134 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to
the fast PWM mode.
Note:
1. A special case occurs when OCRnA/OCRnB equals TOP and COMnA1/COMnB1 is set. In
this case the compare match is ignored, but the set or clear is done at BOTTOM. See Section
Table 16-4 on page 134 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to
the phase correct or the phase and frequency correct, PWM mode.
Note:
1. A special case occurs when OCRnA/OCRnB equals TOP and COMnA1/COMnB1 is set. See
Bit 1:0 – WGMn1:0: Waveform Generation Mode
Combined with the WGMn3:2 bits found in the TCCRnB Register, these bits control the counting
sequence of the counter, the source for maximum (TOP) counter value, and what type of wave-
form generation to be used, see Table 16-5 on page 135. Modes of operation supported by the
Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare match (CTC) mode,
and three types of Pulse Width Modulation (PWM) modes. (See Section “16.10” on page 124).
Table 16-3.
Compare Output mode, fast PWM
COMnA1/COMnB1
COMnA0/COMnB0
Description
0
Normal port operation, OCnA/OCnB disconnected.
01
WGMn3:0 = 14 or 15: Toggle OC1A on Compare
Match, OC1B disconnected (normal port operation).
For all other WGM1 settings, normal port operation,
OC1A/OC1B disconnected.
10
Clear OCnA/OCnB on Compare Match, set
OCnA/OCnB at BOTTOM (non-inverting mode)
11
Set OCnA/OCnB on Compare Match, clear
OCnA/OCnB at BOTTOM (inverting mode)
Table 16-4.
Compare Output mode, phase correct and phase and frequency correct PWM (1).
COMnA1/COMnB1
COMnA0/COMnB0
Description
0
Normal port operation, OCnA/OCnB disconnected.
01
WGMn3:0 = 9 or 11: Toggle OCnA on Compare
Match, OCnB disconnected (normal port operation).
For all other WGM1 settings, normal port operation,
OC1A/OC1B disconnected.
10
Clear OCnA/OCnB on Compare Match when up-
counting. Set OCnA/OCnB on Compare Match when
downcounting.
11
Set OCnA/OCnB on Compare Match when up-
counting. Clear OCnA/OCnB on Compare Match
when downcounting.
相關(guān)PDF資料
PDF描述
MQ80C52TXXX-16:RD 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MR80C52CXXX-25/883:RD 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
MR80C52TXXX-25SHXXX:R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
MC80C32-16SHXXX:D 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40
MD80C52EXXX-25/883:D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk