150
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
The relationship between SCK and the Oscillator Clock frequency f
osc is shown in the following table:
19.5.2
SPSR – SPI Status Register
Bit 7 – SPIF: SPI Interrupt Flag
When a serial transfer is complete, the SPIF Flag is set. An interrupt is generated if SPIE in SPCR is set and global
interrupts are enabled. If SS is an input and is driven low when the SPI is in Master mode, this will also set the SPIF
Flag. SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the
SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register
(SPDR).
Bit 6 – WCOL: Write COLlision Flag
The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF
bit) are cleared by first reading the SPI Status Register with WCOL set, and then accessing the SPI Data Register.
Bit 5:1 – Reserved
These bits are reserved and will always read as zero.
Bit 0 – SPI2X: Double SPI Speed Bit
When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode
(see
Table 19-5). This means that the minimum SCK period will be two CPU clock periods. When the SPI is config-
ured as Slave, the SPI is only guaranteed to work at f
osc/4 or lower.
The SPI interface on the
ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is also used for program memory
and EEPROM downloading or uploading. See
page 271 for serial programming and verification.
19.5.3
SPDR – SPI Data Register
The SPI Data Register is a read/write register used for data transfer between the Register File and the SPI Shift
Register. Writing to the register initiates data transmission. Reading the register causes the Shift Register Receive
buffer to be read.
Table 19-5.
Relationship between SCK and the oscillator frequency.
SPI2X
SPR1
SPR0
SCK Frequency
00
0
f
osc/4
00
1
f
osc/16
01
0
f
osc/64
01
1
f
osc/128
10
0
f
osc/2
10
1
f
osc/8
11
0
f
osc/32
11
1
f
osc/64
Bit
765
432
10
0x2D (0x4D)
SPIF
WCOL
–
SPI2X
SPSR
Read/Write
RR
RRR
RR
R/W
Initial Value
000
00
Bit
765
43210
0x2E (0x4E)
MSB
LSB
SPDR
Read/Write
R/W
Initial Value
XXXXXXXX
Undefined