120
ATmega16M1/32M1/64M1 [DATASHEET]
8209E–AVR–11/2012
When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the TCCRnA and the
TCCRnB Register), the ICPn is disconnected and consequently the Input Capture function is disabled.
Bit 5 – RTGEN
Set this bit to enable the ICP1A as a timer/counter retrigger input.
(This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero
when TCCRnB is written).
Bit 4:3 – WGMn3:2: Waveform Generating mode
See TCCRnA Register description.
Bit 2:0 – CSn2:0: Clock Select
If external pin modes are used for the Timer/Countern, transitions on the Tn pin will clock the counter even if the
pin is configured as an output. This feature allows software control of the counting.
15.11.3
TCCR1C – Timer/Counter1 Control Register C
Bit 7 – FOCnA: Force Output Compare for Channel A
Bit 6 – FOCnB: Force Output Compare for Channel B
The FOCnA/FOCnB bits are only active when the WGMn3:0 bits specifies a non-PWM mode. However, for ensur-
ing compatibility with future devices, these bits must be set to zero when TCCRnA is written when operating in a
PWM mode. When writing a logical one to the FOCnA/FOCnB bit, an immediate compare match is forced on the
Waveform Generating unit. The OCnA/OCnB output is changed according to its COMnx1:0 bits setting. Note that
the FOCnA/FOCnB bits are implemented as strobes. Therefore it is the value present in the COMnx1:0 bits that
determine the effect of the forced compare.
A FOCnA/FOCnB strobe will not generate any interrupt nor will it clear the timer in Clear Timer on Compare match
(CTC) mode using OCRnA as TOP.
The FOCnA/FOCnB bits are always read as zero.
Table 15-6.
Clock select bit description.
CSn2
CSn1
CSn0
Description
0
No clock source (Timer/Counter stopped)
001
clkI/O/1 (no prescaling)
010
clk
I/O/8 (from prescaler)
011
clkI/O/64 (from prescaler)
100
clkI/O/256 (from prescaler)
101
clk
I/O/1024 (from prescaler)
1
0
External clock source on Tn pin. Clock on falling edge
1
External clock source on Tn pin. Clock on rising edge
Bit
7
65
4
3
210
FOC1A
FOC1B
–
TCCR1C
Read/write
R/W
R
Initial value
0