參數(shù)資料
型號: MSC7115VM1000
廠商: Freescale Semiconductor
文件頁數(shù): 42/56頁
文件大小: 0K
描述: DSP 16BIT W/DDR CTRLR 400-MAPBGA
標準包裝: 90
系列: StarCore
類型: SC1400 內(nèi)核
接口: 主機接口,I²C,UART
時鐘速率: 266MHz
非易失內(nèi)存: 外部
芯片上RAM: 400kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 400-LFBGA
供應商設備封裝: 400-MAPBGA(17x17)
包裝: 托盤
Hardware Design Considerations
MSC7115 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11
Freescale Semiconductor
47
3.3.2
Peripheral Power
Peripherals include the DDR memory controller, DMA controller, HDI16, TDM, UART, timers, GPIOs, and the I
2C module.
Basic power consumption by each module is assumed to be the same and is computed by using the following equation which
assumes an effective load of 20 pF, core voltage swing of 1.2 V, and a switching frequency of 100 MH or 133 MHz. This yields:
PPERIPHERAL = 20 pF × (1.2 V)
2 × 100 MHz × 10–3 = 2.88 mW per peripheral
Eqn. 7
PPERIPHERAL = 20 pF × (1.2 V)
2
× 133 MHz × 10–3 = 3.83 mW per peripheral
Eqn. 8
Multiply this value by the number of peripherals used in the application to compute the total peripheral power consumption.
3.3.3
External Memory Power
Estimation of power consumption by the DDR memory system is complex. It varies based on overall system signal line usage,
termination and load levels, and switching rates. Because the DDR memory includes terminations external to the MSC7115
device, the 2.5 V power source provides the power for the termination, which is a static value of 16 mA per signal driven high.
The dynamic power is computed, however, using a differential voltage swing of ±0.200 V, yielding a peak-to-peak swing of 0.4
V. The equations for computing the DDR power are:
PDDRIO = PSTATIC + PDYNAMIC
Eqn. 9
PSTATIC = (unused pins × % driven high) × 16 mA × 2.5 V
Eqn. 10
PDYNAMIC = (pin activity value) × 20 pF × (0.4 V)
2
× 200 MHz × 10–3 mW
Eqn. 11
PDYNAMIC = (pin activity value) × 20 pF × (0.4 V)
2
× 266 MHz × 10–3 mW
Eqn. 12
pin activity value = (active data lines
× % activity × % data switching) + (active address lines × % activity)
Eqn. 13
As an example, assume the following:
unused pins = 16 (DDR uses 16-pin mode)
% driven high = 50%
active data lines = 16
% activity = 60%
% data switching = 50%
active address lines = 3
In this example, the DDR memory power consumption is:
PDDRIO = ((16 × 0.5) × 16 × 2.5) + (((16 × 0.6 × 0.5) + (3 × 0.6)) × 20 × (0.4)
2 × 200 × 10–3) = 324.2 mW
Eqn. 14
PDDRIO = ((16 × 0.5) × 16 × 2.5) + (((16 × 0.6 × 0.5) + (3 × 0.6)) × 20 × (0.4)
2
× 266 × 10–3) = 326.3 mW
Eqn. 15
相關PDF資料
PDF描述
EBC17DRYI-S13 CONN EDGECARD 34POS .100 EXTEND
ESC65DREH-S734 CONN EDGECARD 130POS .100 EYELET
MAP40-3105 PWR SUP TRI OUTPUT 40W 5V,12V-5V
MSC7115VF1000 DSP 16BIT W/DDR CTRLR 400-MAPBGA
RBB60DHBT-S621 EDGECARD 120POS DIP R/A .050 SLD
相關代理商/技術參數(shù)
參數(shù)描述
MSC7115VM800 功能描述:IC DSP PROCESSOR 16BIT 400MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC7116 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7116_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7116VF1000 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 7116 STARLITE PB-BEARING RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MSC7116VM1000 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 7116 STARLITE - PBF RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT