- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45388 > MSC8144ESVT800B (FREESCALE SEMICONDUCTOR INC) 133 MHz, OTHER DSP, PBGA783 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8144ESVT800B |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 133 MHz, OTHER DSP, PBGA783 |
| 封裝： | 29 X 29 MM, LEAD FREE, PLASTIC, FCPBGA-783 |
| 文件頁(yè)數(shù)： | 37/80頁(yè) |
| 文件大?。?/td> | 1251K |
| 代理商： | MSC8144ESVT800B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 14
Electrical Characteristics
Freescale Semiconductor
42
Figure 10 provides the AC test load for the DDR bus.
2.6.5
Serial RapidIO Timing and SGMII Timing
2.6.5.1
AC Requirements for SRIO_REF_CLK and SRIO_REF_CLK
Table 24 lists AC signal specifications.
2.6.5.2
Signal Definitions
LP-Serial links use differential signaling. This section defines terms used in the description and specification of differential
signals. Figure 11 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and TD)
or a receiver input (RD and RD). Each signal swings between voltage levels A and B, where A > B.
Note:
This explanation uses generic TD/TD/RD/RD signal names. These correspond to SRIO_TXD/SRIO_TXD/
SRIO_RXD/SRIO_RXD respectively.
Figure 10. DDR AC Test Load
Table 24. SDn_REF_CLK and SDn_REF_CLK AC Signal Specifications
Parameter Description
Symbol
Min
Typical
Max
Units
Comments
REFCLK cycle time
tREF
—
10 (8, 6.4)
—
ns
8 ns applies only to serial RapidIO system
with 125-MHz reference clock. 6.4 ns
applies only to serial RapidIO systems with
a 156.25 MHz reference clock.
Note:
SGMII uses the 8 ns (125 MHz)
value only.
Figure 11. Differential VPP of Transmitter or Receiver
Output
Z0 = 50 Ω
RL = 50 Ω
VDDDDR/2
Differential Peak-Peak = 2
× (A – B)
A
TD or RD
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8144ESVT1000B | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144EVT800B | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144ETVT1000A | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144VT800B | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144SVT1000A | 133 MHz, OTHER DSP, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8144ETVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA - Bulk |
| MSC8144ETVT1000B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA EACH - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ETVT800A | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| MSC8144ETVT800B | 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144EVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP 32BIT 1GHZ 1000MIPS 783FCBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。