- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45388 > MSC8144ESVT800B (FREESCALE SEMICONDUCTOR INC) 133 MHz, OTHER DSP, PBGA783 PDF資料下載
參數(shù)資料
| 型號： | MSC8144ESVT800B |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 133 MHz, OTHER DSP, PBGA783 |
| 封裝： | 29 X 29 MM, LEAD FREE, PLASTIC, FCPBGA-783 |
| 文件頁數(shù)： | 58/80頁 |
| 文件大?。?/td> | 1251K |
| 代理商： | MSC8144ESVT800B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 14
Freescale Semiconductor
61
2.6.12
SPI Timing
Table 48 lists the SPI input and output AC timing specifications.
Figure 34 provides the AC test load for the SPI.
Figure 34. SPI AC Test Load
Figure 35 and Figure 36 represent the AC timings from Table 48. Note that although the specifications generally reference the
rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.
Figure 35 shows the SPI timings in slave mode (external clock).
Figure 35. SPI AC Timing in Slave Mode (External Clock)
Figure 36 shows the SPI timings in master mode (internal clock).
Table 48. SPI AC Timing Specifications 1
Characteristic
Symbol 2
Min
Max
Unit
SPI outputs valid—Master mode (internal clock) delay
tNIKHOV
6ns
SPI outputs hold—Master mode (internal clock) delay
tNIKHOX
0.5
ns
SPI outputs valid—Slave mode (external clock) delay
tNEKHOV
8ns
SPI outputs hold—Slave mode (external clock) delay
tNEKHOX
2ns
SPI inputs—Master mode (internal clock) input setup time
tNIIVKH
4ns
SPI inputs—Master mode (internal clock) input hold time
tNIIXKH
0ns
SPI inputs—Slave mode (external clock) input setup time
tNEIVKH
4ns
SPI inputs—Slave mode (external clock) input hold time
tNEIXKH
2ns
Notes:
1.
Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal.
Timings are measured at the pin.
2.
The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for inputs and
t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tNIKHOX symbolizes the internal timing (NI) for
the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
SPICLK (Input)
tNEIXKH
tNEIVKH
tNEKHOX
Input Signals:
SPIMOSI
(See Note)
Output Signals:
SPIMISO
(See Note)
Note: The clock edge is selectable on SPI.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8144ESVT1000B | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144EVT800B | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144ETVT1000A | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144VT800B | 133 MHz, OTHER DSP, PBGA783 |
| MSC8144SVT1000A | 133 MHz, OTHER DSP, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8144ETVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA - Bulk |
| MSC8144ETVT1000B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA EACH - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ETVT800A | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| MSC8144ETVT800B | 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144EVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP 32BIT 1GHZ 1000MIPS 783FCBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。