Revision History
MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 14
Freescale Semiconductor
77
7
Revision History
Table 66 provides a revision history for this data sheet.
Revision
Date
Description
0
June. 2007 Initial public release.
1
Sep 2007
Updated M3 voltage range in Table 3.
Changed note in Table 7 for PLL power supplies.
DDR voltage designator changed from VDD to VDDDDR in Table 8, Table 10, Section 2.7.4.1, Section
2.7.4.2, and Figure 11. Changed range on IOZ in Table 8 and Table 10.
Deleted text before Table 13 and added note 2 to input pin capacitance.
Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance.
Deleted Section 2.6.5 on page 32 and renumbered subsequent subsections.
Deleted text before new Section 2.6.5.1.
Added a 1 to the note in Table 15 and added note 1 to input pin capacitance.
Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance.
Changed output high and low voltage levels in Table 17 and Table 18.
Deleted text before Table 19.
Added clock skew ranges in percent in Table 21.
Changed VREF to MVREF in Table 26.
Changed VDD to VDDIO in Table 36 Updated note 2. Added note 4 to Table 42. Changed tTDMSHOX value.
Changed VDD to VDDGE in Figure 27 and Figure 30.
Changed the value of the data to clock out skew in Table 51.
Changed EE pin timing in Table 55.
Changed the head for the JTAG timing section, now Section 2.7.14.
Updated JTAG timing for TCK cycle tim
e, TCK high phase, and boundary scan input data hold time in
Table 55.
Added new Section 3.3 with guidelines for board layout for clock and timing signals. Renumbered
subsequent sections.
2
Sep 2007
Changed leakage current values in Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, and Table 19
from –10 and 10
μa to –30 and 30 μa.
Change the minimum value of tMDDVKH in Table 45 from 5 ns to 7 ns.
Updated note 1 in Table 45.
3
Oct 2007
Corrected column numbering in Figure 3 and Figure 4.
Updated SPI signal names in Table 1.
4
Oct 2007
Updated SPI signal names in Table 1.
5
Dec 2007
Changed minimum voltage level for VDDM3 to 1.213 (1.25 – 3%) in Table 3.
Added additional signals to titles in Section 2.6.8. Added high and low voltage ranges to Table 19. Added ATM and POS to headings in Section 2.7.11. Changed characteristics to generic input/output in
Table 52, Figure 33, and Figure 34. Replaced Sections 2.7.13 and 2.7.14 with new Section 2.7.13. Renumbered subsequent sections, tables,
and figures.
6
Dec 2007
Changed GCR4 program value to 0x0004C130 in Note 7 in Table 51. 7
Mar 2008
8
Apr 2008
Added 3 to the PLL supply voltage row in Table 2. Changed the first sentence in Section 3.4.8 to reflect that Table 70 indicates what to do with pins if they
Updated ordering information in Section 4.
Multiple corrections of minor punctuation errors.