- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45388 > MSM6242BGS (OKI ELECTRIC INDUSTRY CO LTD) 1 TIMER(S), REAL TIME CLOCK, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | MSM6242BGS |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| 封裝： | 0.430 INCH, PLASTIC, SOP-24 |
| 文件頁數(shù)： | 2/18頁 |
| 文件大?。?/td> | 177K |
| 代理商： | MSM6242BGS |
Semiconductor
MSM6242B
32
FUNCTIONAL DESCRIPTION OF REGISTERS
S
1, S10, MI1, MI10, H1, H10, D1, D10, MO1, MO10, Y1, Y10, W
a)
These are abbreviations for SECOND1, SECOND10, MINUTE1, MINUTE10, HOUR1,
HOUR10, DAY1, DAY10, MONTH1, MONTH10, YEAR1, YEAR10, and WEEK. These
values are in BCD notation.
b)
All registers are logically positive. For example, (S8, S4, S2, S1) = 1001 which means 9
seconds.
c)
If data is written which is out of the clock register data limits, it can result in erroneous clock
data being read back.
d)
PM/AM, h
20, h10
In the mode setting of 24-hour mode, PM/AM bit is ignored, while in the setting of 12-hour
mode h
20 is to be set. Otherwise it causes a discrepancy. In reading out the PM/AM bit in
the 24-hour mode, it is continuously read out as 0. In reading out h
20 bit in the 12-hour mode,
0 is written into this bit first, then it is continuously read out as 0 unless 1 is being written
into this bit.
e)
Registers Y1, Y10, and Leap Year. The MSM6242B is designed exclusively for the Christian
Era and is capable of identifying a leap year automatically. The result of the setting of a non-
existant day of the month is shown in the following example: If the date February 29 or
November 31, 1985, was written, it would be changed automatically to March 1, or
December 1, 1985 at the exact time at which a carry pulse occurs for the day's digit.
f)
The Register W data limits are 0 – 6 (Tabel 1 shows a possible data definition).
TABLE 1
w4
0
1
w2
0
1
0
1
w1
0
1
0
1
0
1
0
Day of Week
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
HOLD Bit ← 1
Write data into
or Read data from
registers S1 ~ W
Busy Bit= O?
Read BUSY Bit
Read Register
S1 ~ W
Data of
S1 ~ W
Register
DATA ←
DATA1 = DATA2
YES
NO
First
Second
Using HOLD Bit
Not Using HOLD Bit
HOLD Bit ← 0
Figure 10. Reading and Writing of Registers S1 ~ W
Read Register
S1 ~ W
DATA1 = DATA2
YES
NO
*
In the inside of LSI, the CLEAR of BUSY bit is performed when
HOLD bit = 0, but, if the period of HOLD bit =0 is extermely
narrow as compared with the period of HOLD bit = 1, there is
some case that the CLEAR of BUSY bit delays so that the
BUSY bit can be cleared by sampling HOLD bit = 0 at approximate
16KHz. It is recommended to allow an idling time of 62ms or more.
*
Idling Time
HOLD Bit ← 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM6255GS-BK | 128 X 256 CHARACTERS DOT MAT LCD DSPL CTLR, PQFP80 |
| MSM6255GS-K | 128 X 256 CHARACTERS DOT MAT LCD DSPL CTLR, PQFP80 |
| MSM62725 | 8-BIT, MROM, 5 MHz, MICROCONTROLLER |
| MSM62X42BGS-1K | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| MSM62X42BRS | 1 TIMER(S), REAL TIME CLOCK, PDIP18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM6242BGS-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM6242BGS-KR1 | 制造商:ROHM Semiconductor 功能描述: |
| MSM6242BRS | 制造商:ROHM Semiconductor 功能描述: 制造商:OK International 功能描述: |
| MSM6242BRS-7 | 制造商:ROHM Semiconductor 功能描述:Directly connected to the bus real-time clock |
| MSM6250 | 制造商:QUALCOMM 制造商全稱:QUALCOMM 功能描述:CHIPSET SOLUTION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。