- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45388 > MSM6242BGS (OKI ELECTRIC INDUSTRY CO LTD) 1 TIMER(S), REAL TIME CLOCK, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSM6242BGS |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類(lèi)： | 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| 封裝： | 0.430 INCH, PLASTIC, SOP-24 |
| 文件頁(yè)數(shù)： | 4/18頁(yè) |
| 文件大?。?/td> | 177K |
| 代理商： | MSM6242BGS |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Semiconductor
MSM6242B
34
END
READ 30-SECOND
ADJ BIT
YES
NO
START
Figure 11. Writing 30-Second Adj. bit (Two Ways A, B)
125s PASS?
30-SECOND
ADJ BIT = 0?
(A)
(B)
30-SECOND
ADJ BIT = 1
END
YES
NO
START
30-SECOND
ADJ BIT = 1
TABLE 2
0
1
0
1
Duty CYCLE of "0" level when
ITRPT/STND bit is "0".
0
1
1/64 second
1 second
1 minute
1 hour
Period
t1
t0
1/2
1/128
1/7680
1/460800
Figure 12.
WRITE "0" INTO IRQ FLAG BIT
"INTERRUPT" DOES
NOT OCCUR BECAUSE
MASK BIT IS "1"
OPEN
LOW LEVEL
"INTERRUPT" TIMING
"0"
"1"
STD.P OUTPUT
MASK BIT
AUTOMATIC RETURN
OUTPUT DOES NOT OCCUR
AT LOW LEVEL BECAUSE
MASK BIT IS "1"
OPEN
LOW LEVEL
OUTPUT TIMING
"0"
"1"
STD.P
OUTPUT
MASK BIT
INTRT/STND BIT = "0"
INTRT/STND BIT = "1"
CE REGISTER (Control E Register)
a)
MASK (D0) –
This bit controls the STD.P output. When MASK = 1, then STD.P
= 1 (open); when MASK = 0, then STD.P = output mode. The
relationship between the MASK bit and STD.P output is shown
Figure 12.
b)
ITRPT/STND (D1) –
The ITRPT/STND input is used to switch the STD.P output
between its two modes of operation, interrupt and Standard
timing waveforms. When ITRPT/STND = 0 a fixed cycle wave-
form with a low-level pulse width of 7.8125ms is present at the
STD.P output. At this time the MASK bit must equal 0, while the
period in either mode is determined by T0 (D2) and T1 (D3) of
Register E.
c)
T0 (D2), T1 (D3) –
These two bits determine the period of the STD.P output in both
interrupt and Fixed timing waveform modes. The tables below
show the timing associated with the T0, T1 inputs as well as their
relationship to INTRPT/STND and STD.P.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM6255GS-BK | 128 X 256 CHARACTERS DOT MAT LCD DSPL CTLR, PQFP80 |
| MSM6255GS-K | 128 X 256 CHARACTERS DOT MAT LCD DSPL CTLR, PQFP80 |
| MSM62725 | 8-BIT, MROM, 5 MHz, MICROCONTROLLER |
| MSM62X42BGS-1K | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| MSM62X42BRS | 1 TIMER(S), REAL TIME CLOCK, PDIP18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM6242BGS-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM6242BGS-KR1 | 制造商:ROHM Semiconductor 功能描述: |
| MSM6242BRS | 制造商:ROHM Semiconductor 功能描述: 制造商:OK International 功能描述: |
| MSM6242BRS-7 | 制造商:ROHM Semiconductor 功能描述:Directly connected to the bus real-time clock |
| MSM6250 | 制造商:QUALCOMM 制造商全稱(chēng):QUALCOMM 功能描述:CHIPSET SOLUTION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。