參數(shù)資料
型號(hào): MSM82C55A-2RS
廠商: LAPIS SEMICONDUCTOR CO LTD
元件分類: 微控制器/微處理器
英文描述: 24 I/O, PIA-GENERAL PURPOSE, PDIP40
封裝: 0.600 INCH, 2.54 MM PITCH, PLASTIC, DIP-40
文件頁(yè)數(shù): 14/27頁(yè)
文件大小: 207K
代理商: MSM82C55A-2RS
20/26
Semiconductor
MSM82C55A-2RS/GS/VJS
6. Reset of MSM82C55A-2
Be sure to keep the RESET signal at power ON in the high level at least for 50 ms.
Subsequently, it becomes the input mode at a high level pulse above 500 ns.
Note: Comparison of MSM82C55A-5 and MSM82C55A-2
5. Port C Status Read
When port C is used for the control signal, that is, in either mode 1 or mode 2, each control
signal and bus status signal can be read out by reading the content of port C.
The status read out is as follows:
Group A
Group B
Status Read on the Data Bus
D7
D6
D5
D4
D3
D2
D1
1
2
3
4
5
6
7
8
9
Mode 1
Input
Mode 1
Output
Mode 0
Mode 1
Input
Mode 1
Input
Mode 1
Output
Mode 1
Output
Mode 2
Mode 0
Mode 1
Input
Mode 1
Output
Mode 1
Input
Mode 1
Output
Mode 1
Input
Mode 1
Output
Mode 0
I/O
IBFA
INTEA
INTRA
I/O
D0
I/O
OBFA
INTEA
I/O
INTRA
I/O
INTEB
IBFB
INTRB
I/O
INTEB
OBFB
INTRB
I/O
IBFA
INTEA
INTRA
INTEB
IBFB
INTRB
I/O
IBFA
INTEA
INTRA
INTEB
OBFB
INTRB
OBFA
INTEA
I/O
INTRA
INTEB
IBFB
INTRB
OBFA
INTEA
I/O
INTRA
INTEB
OBFB
INTRB
OBFA
INTE1
IBFA
INTE2
INTRA
I/O
10
11
Mode 2
Mode 1
Input
Mode 1
Output
OBFA
INTE1
IBFA
INTE2
INTRA
INTEB
IBFB
INTRB
OBFA
INTE1
IBFA
INTE2
INTRA
INTEB
OBFB
INTRB
MSM82C55A-5
After a write command is executed to the command register, the internal latch is cleared in
PORTA PORTC. For instance, 00H is output at the beginning of a write command when
the output port is assigned. However, if PORTB is not cleared at this time, PORTB is
unstable. In other words, PORTB only outputs ineffective data (unstable value according
to the device) during the period from after a write command is executed till the first data
is written to PORTB.
MSM82C55A-2
After a write command is executed to the command register, the internal latch is cleared in
All Ports (PORTA, PORTB, PORTC). 00H is output at the beginning of a write command
when the output port is assigned.
相關(guān)PDF資料
PDF描述
MSM82C55A-2VJS 24 I/O, PIA-GENERAL PURPOSE, PQCC44
MSM82C59A-2GS-K 80C85AH; 80C86A; 80C88A COMPATIBLE, INTERRUPT CONTROLLER, PDSO32
MSM82C84A-2GS-K 8 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24
MSM82C84A-2JS OTHER CLOCK GENERATOR, PQCC20
MSM83C154-XXJS 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSM82C55A-2VJ3 制造商:OKI Semiconductor 功能描述:CPU I/OS EOL211209 制造商:ROHM Semiconductor 功能描述:
MSM82C55A-2VJS 制造商:ROHM Semiconductor 功能描述: 制造商:OK International 功能描述:PERIPHERAL INTERFACE, 44 Pin, Plastic, PLCC 制造商:OKI Semiconductor 功能描述:PERIPHERAL INTERFACE, 44 Pin, Plastic, PLCC
MSM82C55A-2VJSDR1 制造商:ROHM Semiconductor 功能描述:
MSM82C59A-2GS 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:PROGRAMMABLE INTERRUPT CONTROLLER
MSM82C59A-2GS-K 制造商:ROHM Semiconductor 功能描述: