- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224505 > MT41J512M4JE-187EIT:A 64M X 4 DDR DRAM, PBGA82 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT41J512M4JE-187EIT:A |
| 元件分類： | DRAM |
| 英文描述： | 64M X 4 DDR DRAM, PBGA82 |
| 封裝： | 12.50 X 15 MM, LEAD FREE, FBGA-82 |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 288K |
PDF: 09005aef826aaadc/Source: 09005aef826a65af
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2Gb DDR3 SDRAM.fm - Rev. C 12/07 EN
6
2006 Micron Technology, Inc. All rights reserved.
2Gb: x4, x8 DDR3 SDRAM
Ball Assignments and Descriptions
Advance
B4, C8, C3, C9,
E4, E9, D3, E8
DQ0–DQ7
I/O
Data input/output: Bidirectional data bus for x8. Referenced to
VREFDQ.
C4, D4
DQS, DQS#
I/O
Data strobe: Output with read data, edge-aligned with read data. Input
with write data. Center-aligned to the input data.
B8, A8
TDQS, TDQS#
Output
Termination data strobe (x8 configuration only): When TDQS is
enabled, DM is disabled, and the TDQS and TDQS# balls provide
termination resistance.
A3, A10, D8, G3,
G9, K2, K10, M2,
M10
VDD
Supply
Power supply: 1.5V ±0.075V.
B10, C2, E3, E10
VDDQ
Supply
DQ power supply: 1.5V ±0.075V. Isolated on the device for improved
noise immunity.
J9
VREFCA
Supply
Reference voltage for control, command, address: Must be
maintained at all times (including self refresh) for proper device
operation.
E2
VREFDQ
Supply
Reference voltage for data: Must be maintained at all times (including
SELF REFRESH) for proper device operation.
A2, A9, B2, D9,
F3, F9, J2, J10, L2,
L10, N2, N10
VSS
Supply
Ground.
B3, B9, C10, D2,
D10
VSSQ
Supply
DQ ground: Isolated on the device for improved noise immunity.
H9
ZQ
Reference External reference ball for output drive calibration: This ball is tied
to an external 240
Ω resistor (RZQ) which is tied to VSSQ.
A1, A4, A11, F2,
F10, H2, H10, J8,
N1, N10
NC
–
No connect: These balls should be left unconnected (the ball has no
connection to the DRAM or to other balls).
A8, D3, E4, E8, E9
NF
–
No function: When configured as a x4 device, these balls are NF. When
configured as a x8 device, these balls are defined as TDQS#, DQ4–DQ7.
Table 3:
82-Ball FBGA (x4, x8) (continued)
Ball Number
Symbol
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT42C8255RG-7TR | 256K X 8 VIDEO DRAM, 70 ns, PDSO40 |
| MT46V32M16TG-75ELIT | 32M X 16 DDR DRAM, 0.75 ns, PDSO66 |
| MT46V32M16BN-5BLIT | 32M X 16 DDR DRAM, 0.7 ns, PBGA60 |
| MT46V32M81AZ4-6T:G | 32M X 4 DDR DRAM, 0.75 ns, PDSO66 |
| MT47H128M8HV-187ELIT:E | 128M X 8 DDR DRAM, 0.35 ns, PBGA60 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT41J512M4V79D3WC1 | 制造商:Micron Technology Inc 功能描述:512MX4 DDR3 SDRAM DIE-COM COMMERCIAL 1.5V - Trays |
| MT41J512M4V89C3WC1 | 制造商:Micron Technology Inc 功能描述:512MX4 DDR3 SDRAM DIE-COM COMMERCIAL 1.5V - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。