參數(shù)資料
型號(hào)： MT58L128L36P1T-5
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類(lèi)： SRAM
英文描述： 128K X 36 CACHE SRAM, 2.8 ns, PQFP100
封裝： PLASTIC, MS-026, TQFP-100
文件頁(yè)數(shù)： 2/30頁(yè)
文件大小： 481K
代理商： MT58L128L36P1T-5
10
4Mb: 256K x 18, 128K x 32/36 Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L256L18P1_F.p65 – Rev. F, Pub. 1/03 EN
2003, Micron Technology, Inc.
4Mb: 256K x 18, 128K x 32/36
PIPELINED, SCD SYNCBURST SRAM
FBGA PIN DESCRIPTIONS (continued)
x18
x32/x36
SYMBOL
TYPE
DESCRIPTION
9B
ADSP#
Input
Synchronous Address Status Processor: This active LOW input
interrupts any ongoing burst, causing a new external address to be
registered. A READ is performed using the new address,
independent of the byte write enables and ADSC#, but dependent
upon CE#, CE2 and CE2#. ADSP# is ignored if CE# is HIGH. Power-
down state is entered if CE2 is LOW or CE2# is HIGH.
8A
ADSC#
Input
Synchronous Address Status Controller: This active LOW input
interrupts any ongoing burst, causing a new external address to be
registered. A READ or WRITE is performed using the new address if
CE# is LOW. ADSC# is also used to place the chip into power-down
state when CE# is HIGH.
1R
MODE
Input
Mode: This input selects the burst sequence. A LOW on this input
(LB0#)
selects “l(fā)inear burst.” NC or HIGH on this input selects “interleaved
burst.” Do not alter input state while device is operating.
(a) 10J, 10K,
DQa
Input/ SRAM Data I/Os: For the x18 version, Byte “a” is associated DQas;
10L, 10M, 11D, 10L, 10M, 11J,
Output Byte “b” is associated with DQbs. For the x32 and x36 versions,
11E, 11F, 11G 11K, 11L, 11M
Byte “a” is associated with DQas; Byte “b” is associated with
(b) 1J, 1K,
(b) 10D, 10E,
DQb
DQbs; Byte “c” is associated with DQcs; Byte “d” is associated
1L, 1M, 2D,
10F, 10G, 11D,
with DQds. Input data must meet setup and hold times around
2E, 2F, 2G
11E, 11F, 11G
the rising edge of CLK.
(c) 1D, 1E,
DQc
1F, 1G, 2D,
2E, 2F, 2G
(d) 1J, 1K, 1L,
DQd
1M, 2J, 2K,
2L, 2M
11C
11N
NC/DQPa
NC/
No Connect/Parity Data I/Os: On the x32 version, these are No
1N
11C
NC/DQPb
I/O
Connect (NC). On the x18 version, Byte “a” parity is DQPa; Byte
–
1C
NC/DQPc
“b” parity is DQPb. On the x36 version, Byte “a” parity is DQPa;
–
1N
NC/DQPd
Byte “b” parity is DQPb; Byte “c” parity is DQPc; Byte “d” parity is
DQPd.
1H, 4D, 4E, 4F, 1H, 4D, 4E, 4F,
VDD
Supply Power Supply: See DC Electrical Characteristics and Operating
4G, 4H, 4J,
Conditions for range.
4K, 4L, 4M,
8D, 8E, 8F,
8G, 8H, 8J,
8K, 8L, 8M
3C, 3D, 3E,
VDDQ
Supply Isolated Output Buffer Supply: See DC Electrical Characteristics
3F, 3G, 3J,
and Operating Conditions for range.
3K, 3L, 3M,
3N, 9C, 9D,
9E, 9F, 9G,
9J, 9K, 9L,
9M, 9N
(continued on next page)
相關(guān)PDF資料
PDF描述
MT58L512Y36FT-8.5 512K X 36 CACHE SRAM, 8.5 ns, PQFP100
MT58V1MV18DT-10 1M X 18 CACHE SRAM, 5 ns, PQFP100
MT5C2565EC-70/IT 64K X 4 STANDARD SRAM, 70 ns, CQCC28
MT5C256K16B2DJ-12PAT 256K X 16 STANDARD SRAM, 12 ns, PDSO54
MT5C256K16B2DJ-35LAT 256K X 16 STANDARD SRAM, 35 ns, PDSO54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT58L128L36P1T-5 TR 制造商:Cypress Semiconductor 功能描述:128KX36 SRAM PLASTIC BGA 3.3V
MT58L128L36P1T-6 制造商:Cypress Semiconductor 功能描述:128KX36 SRAM PLASTIC TQFP 3.3V
MT58L128L36P1T-6 TR 制造商:Cypress Semiconductor 功能描述:128KX36 SRAM PLASTIC TQFP 3.3V
MT58L128L36P1T-7.5 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 4M-Bit 128K x 36 4ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:128K X 36 CACHE SRAM, 4 ns, PQFP100
MT58L128L36P1T-7.5 IT 制造商:Cypress Semiconductor 功能描述:128KX36 SRAM PLASTIC IND TEMP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*