參數(shù)資料
型號(hào)： MT5TL8L32T-40IT
元件分類： 微控制器/微處理器
英文描述： SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
封裝： TQFP-100
文件頁數(shù)： 8/31頁
文件大?。?/td> 584K
代理商： MT5TL8L32T-40IT
MUAC Routing Coprocessor
2002, Micron Technology Inc.
DS-MUAC RCP 8K and 4K.fm - Rev March/13/02/ 02:20 PM
16
ADVANCE
Melody Routing Coprocessor
CONTROL STATE DESCRIPTIONS
REGISTER READ/WRITE
Control State:
No Operation
Mnemonic:
NOP Binary
Binary Op-Code: XXX XXX 000 011
W#: LOW
AV#: HIGH
PA:AA: n/c
Scope: n/a
Description: No operation. The device performs no
operation during the cycle. No existing states change.
DSC must be LOW.
Control State:
Read Next Free Address
Mnemonic:
RD NFA
Binary Op-Code: XXX XXX 000 011
W#: HIGH
AV#: HIGH
PA:AA: n/c
Scope: NFD
Description: Reads the value of the Next Free address
on the DQ11–0/DQ12–0 bus. In a vertically cascaded
system this will be in the device whose FI# = LOW and
FF# = HIGH, and at the highest-priority location whose
Validity bit is set HIGH. This value is the address of the
location where a subsequent Write at Next Free Address
cycle will be written. The Page address of the device
value is output DQ19–16; DQ31–20 are LOW. DSC must
be LOW.
Control State:
Write Address Register
Mnemonic:
WR AR{MRnnn}
Binary Op-Code: XXX nnn 000 100
W#: LOW
AV#: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to the
Address register. The write is masked by the contents of
Mask Register nnn. When nnn = 000 no mask is used;
when masking is selected, only bits in the addressed
location that correspond to LOW values in the selected
mask register are updated. DSC must be LOW.
Control State:
Read Address Register
Mnemonic:
RD AR
Binary Op-Code: XXX XXX 000 100
W#: HIGH
AV#: HIGH
PA:AA: n/c
Scope: S
Description: Reads the contents of the Address
register to the DQ31–0 bus. DSC must be LOW.
Control State:
Write Configuration Register
Mnemonic:
WR FR{MRnnn}
Binary Op-Code: XXX nnn 000 110
W#: LOW
AV#: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to
the Configuration register. The write is masked by the
contents of Mask Register nnn. When nnn = 000 no
mask is used; when masking is selected, only bits in
the addressed location that correspond to LOW values
in the selected mask register are updated. DSC must be
LOW.
Control State:
Read Configuration Register
Mnemonic:
RD FR
Binary Op-Code: XXX XXX 000 110
W#: HIGH
AV#: HIGH
PA:AA: n/c
Scope: S
Description: Reads the contents of the Configuration
register to the DQ31–0 bus. DSC must be LOW.
Control State:
Write Device Select Register
Mnemonic:
WR DS{MRnnn}
Binary Op-Code: XXX nnn 001 000
W#: LOW
AV#: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to the
Device Select register. The write is masked by the
contents of Mask Register nnn. When nnn = 000 no
mask is used; when masking is selected, only bits in the
addressed location that correspond to LOW values in
the selected mask register are updated. DSC must be
LOW.
Control State:
Read Device Select Register
Mnemonic:
RD DS
Binary Op-Code: XXX XXX 001 000
W#: HIGH
AV: HIGH
PA:AA: n/c
Scope: S
Description: Reads the contents of the Device Select
register to the DQ31–0 bus. DSC must be LOW.
Control State:
Read Status Register
Mnemonic:
RD SR
Binary Op-Code: XXX XXX 000 111
W#: HIGH
AV#: HIGH
PA:AA: n/c
Scope: HPD/S
Description: Reads the contents of the Status register
to the DQ31–0 bus. After a Comparison or Read/Write at
Highest-Priority Matching Address cycle only the
highest-priority device with a match responds to this
control state; in the event of a mismatch, the lowest-
priority device responds. After a random access Read or
Write cycle into the Memory array, RD SR will take place
in any selected device. DSC must be LOW.
Control State:
Write Comparand Register
Mnemonic:
WRs CR{MRnnn}
Binary Op-Code: XXX nnn 000 101
W#: LOW
AV#: HIGH
PA:AA: n/c
Scope: AS
Description: Writes data from the DQ31–0 bus to
bits 31-0 (DSC LOW) or 63-32 (DSC HIGH) of the
Comparand register. The write is masked by bits 31–0
(DSC LOW) or 63-32 (DSC HIGH) of Mask Register
nnn. When nnn = 000 no mask is used; when masking
is selected, only bits in the addressed location that
correspond to LOW values in the selected mask
register are updated.
相關(guān)PDF資料
PDF描述
MT5TL8L32T-50IT SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
MT5TL8L32T-70IT SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
MT8952BS 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PDSO28
MT8952BPR 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28
MT8952BP1 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT5VDDT1672AG-265C3 制造商:Micron Technology Inc 功能描述:DRAM Module DDR SDRAM 128MByte 184UDIMM Tray
MT5VDDT1672AG265F3 制造商:Micron Technology Inc 功能描述:DRAM Module DDR SDRAM 128MByte 184UDIMM Tray
MT5VDDT1672AG-335F3 制造商:Micron Technology Inc 功能描述:DRAM MOD DDR SDRAM 1.125GBIT 184UDIMM - Trays
MT5VDDT1672AY-335K1 功能描述:MODULE DDR 128MB 184-DIMM RoHS:是 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM
MT5VDDT1672AY-40BK1 功能描述:MODULE DDR 128MB 184-DIMM RoHS:是 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*