參數(shù)資料
型號: MT9043
廠商: Mitel Networks Corporation
英文描述: T1/E1 System Synchronizer(T1/E1 系統(tǒng)同步裝置(由一個數(shù)字鎖相環(huán)組成))
中文描述: T1/E1的系統(tǒng)同步(T1/E1的系統(tǒng)同步裝置(由一個數(shù)字鎖相環(huán)組成))
文件頁數(shù): 8/24頁
文件大?。?/td> 100K
代理商: MT9043
MT9043
Advance Information
8
PLL will lock to the incoming reference within 500 ms
if the FLOCK pin is set high.
Freerun Mode
Freerun Mode is typically used when a master clock
source is required, or immediately following system
power-up
before
network
achieved.
synchronization
is
In Freerun Mode, the MT9043 provides timing and
synchronization signals which are based on the
master clock frequency (OSCi) only, and are not
synchronized to the reference signals (PRI and
SEC).
The accuracy of the output clock is equal to the
accuracy of the master clock (OSCi). So if a
±
32ppm
output clock is required, the master clock must also
be
±
32ppm. See Applications - Crystal and Clock
Oscillator sections.
MT9043 Measures of Performance
The following are some synchronizer performance
indicators and their corresponding definitions.
Intrinsic Jitter
Intrinsic
synchronizing circuit and is measured at its output. It
is measured by applying a reference signal with no
jitter to the input of the device, and measuring its
output jitter. Intrinsic jitter may also be measured
when the device is free running by measuring the
output jitter of the device. Intrinsic jitter is usually
measured with various bandlimiting filters depending
on the applicable standards. In the MT9043, the
intrinsic Jitter is limited to less than 0.02UI on the
2.048MHz and 1.544MHz clocks.
jitter
is
the
jitter
produced
by
the
Jitter Tolerance
Jitter tolerance is a measure of the ability of a PLL to
operate properly (i.e., remain in lock and or regain
lock in the presence of large jitter magnitudes at
various jitter frequencies) when jitter is applied to its
reference. The applied jitter magnitude and jitter
frequency depends on the applicable standards.
Jitter Transfer
Jitter transfer or jitter attenuation refers to the
magnitude of jitter at the output of a device for a
given amount of jitter at the input of the device. Input
jitter
frequencies, and output jitter is measured with
various
filters
depending
standards.
is
applied
at
various
amplitudes
and
on
the
applicable
For the MT9043, two internal elements determine
the jitter attenuation. This includes the internal 1.9Hz
low pass loop filter and the phase slope limiter. The
phase slope limiter limits the output phase slope to
5ns/125us. Therefore, if the input signal exceeds this
rate, such as for very large amplitude low frequency
input jitter, the maximum output phase slope will be
limited (i.e., attenuated) to 5ns/125us.
The MT9043 has twelve outputs with three possible
input frequencies (except for 19.44MHz, which is
internally divided to 8KHz) for a total of 36 possible
jitter transfer functions. Since all outputs are derived
from the same signal, the jitter transfer values for the
four cases, 8kHz to 8kHz, 1.544MHz to 1.544MHz
and 2.048MHz to 2.048MHz can be applied to all
outputs.
It should be noted that 1UI at 1.544MHz is 644ns,
which is not equal to 1UI at 2.048MHz, which is
488ns. Consequently, a transfer value using different
input and output frequencies must be calculated in
common units (e.g., seconds) as shown in the
following example.
What is the T1 and E1 output jitter when the T1 input
jitter is 20UI (T1 UI Units) and the T1 to T1 jitter
attenuation is 18dB
Using the above method, the jitter attenuation can be
calculated for all combinations of inputs and outputs
based on the three jitter transfer functions provided.
Note that the resulting jitter transfer functions for all
combinations of inputs (8kHz, 1.544MHz, 2.048MHz)
and
outputs
(8kHz,
4.096MHz, 8.192MHz, 16.384MHz, 19.44MHz) for a
given
input
signal
(jitter
amplitude) are the same.
1.544MHz,
2.048MHz,
frequency
and
jitter
OutputT
1
InputT
1
A
20
------
×
10
20
=
OutputT
1
20
×
10
2.5
UI T
1
)
=
=
OutputE
1
OutputT
1
ns
488
ns
(
)
)
-644
3.3
UI T
1
)
=
×
=
OutputE
1
OutputT
1
UIT
1
1
UIE
1
(
)
)
-1
×
=
相關(guān)PDF資料
PDF描述
MT9044 T1/E1/OC3 System Synchronizer(T1/E1/OC3 系統(tǒng)同步裝置(由一個數(shù)字鎖相環(huán)組成))
MT90500 Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備(基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口))
MT90500 Multi-Channel ATM AAL1 SAR
MT90500AL Multi-Channel ATM AAL1 SAR
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備(基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9043AN 制造商:Microsemi Corporation 功能描述:
MT9043AN1 制造商:Microsemi Corporation 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER 制造商:Microsemi Corporation 功能描述:FRAMER E1/T1 3.3V 48SSOP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER T1/E1 48SSOP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER T1/E1 48SSOP
MT9043AN48PINSSOP 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 System Synchronizer
MT9043ANR1 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER T1/E1 48SSOP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER T1/E1 48SSOP
MT9044 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/OC3 System Synchronizer