
Preliminary Information
MT9075A
4-183
Bit
Name
Functional Description
7 - 2
---
Unused
1 - 0
LEC9
-
LEC8
Latched E bit error counter (the
most significant two bits).
These
bits are sampled every second by
the internal one second timer.
Table 71 - Latched E-bit Error Counter
(Page 09H, Address 10H)
Bit
Name
Functional Description
7 - 0
LEC7
-
LEC0
Latched E Bit Error Counter (the
least significant eight bits).
These
bits are sampled every second by
the internal one second timer.
Table 72 - Latched E-bit Error Counter
(Page 09H, Address 11H)
Bit
Name
Functional Description
7 - 0
LEFAS7
-
LEFAS0
Latched Errored FAS Counter.
An
8 bit counter that is incremented
once for every receive frame
alignment signal that contains one
or more errors. These bits are
sampled every second by the
internal one second timer.
Table 73 - Latched Errored Frame Alignment
Signal Counter (Page 09H, Address 12H)
Bit
Name
Functional Description
7 - 0
LBPV15
-
LBPV8
Latched BPV Counter (most
significant 8 bits).
counter is incremented once for
every
bipolar
received. These bits are sampled
every second by the internal one
second timer.
The BPV
violation
error
Table 74 - Most Significant Bits of the Latched
BPV Counter (Page 09H, Address 13H)
Bit
Name
Functional Description
7 - 0
LBPV7
-
LBPV0
Latched
significant 8 bits).
The least
significant eight bits of a 16 bit
counter that is incremented once for
every
bipolar
received. These bits are sampled
every second by the internal one
second timer.
BPV
Counter
(least
violation
error
Table 75 - Least Significant Bits of the Latched
BPV Counter (Page 09H, Address 14H)
Bit
Name
Functional Description
7 - 2
---
Unused
1 - 0
LCC9
-
LCC8
Latched CRC-4 Error Counter
(Bits 9 & 8).
These are the most
significant two bits of the CRC-4
error counter. These bits are
sampled every second by the
internal one second timer.
Table 76 - Latched CRC-4 Error Counter
(Page 09H, Address 15H)
Bit
Name
Functional Description
7 - 0
LCC7
-
LCC0
Latched CRC-4 Error Counter
(Bits 7-0)
. These are the least
significant eight bits of the CRC-4
error counter. These bits are
sampled every second by the
internal one second timer.
Table 77 - Latched CRC-4 Error Counter
(Page 09H, Address 16H)