- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9092 (Mitel Networks Corporation) Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）) PDF資料下載
參數(shù)資料
| 型號： | MT9092 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）) |
| 中文描述： | 數(shù)字電話（數(shù)字電話（帶高階數(shù)據(jù)鏈路控制的HDLC）與的HDLC） |
| 文件頁數(shù)： | 21/44頁 |
| 文件大?。?/td> | 278K |
| 代理商： | MT9092 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
MT9092
7-23
Note: Bits marked "-" are reserved bits and should be written with logic "0".
Adrec
When high this bit will enable address recognition. This forces the receiver to recognize only those packets having the
unique address as programmed in the Receive Address Recognition Registers or if the address is an All-Call address.
When low, all packets are recognized.
When low this bit will disable the HDLC receiver. The receiver will disable after the rest of the packet presently being
received is finished. When high the receiver will be immediately enabled (depending on the state of CHoEN) and will begin
searching for flags, Go-aheads etc.
When low this bit will disable the HDLC transmitter. The transmitter will disable after the completion of the packet presently
being transmitted. When high the transmitter will be immediately enabled (depending on the state of CHoEN) and will
begin transmitting data, if any, or go to a Mark idle or Interframe time fill state.
Forms a tag on the next byte written to the Tx FIFO and when set will indicate an EOP byte to the transmitter which will
transmit an FCS following this byte. This facilitates loading of multiple packets into Tx FIFO. This bit is reset automatically
after a write to the Tx FIFO occurs.
Forms a tag on the next byte written to Tx FIFO and when set will indicate to the transmitter that it should abort the packet
in which that byte is being transmitted. This bit is reset automatically after a write to the Tx FIFO.
When low, the transmitter will be in an idle state. When high it is in an Interframe time fill state. These two states will only
occur when the Tx FIFO is empty.
When high this bit will enable transparent mode. The HDLC will perform the serial-to-parallel and parallel-to-serial
conversion without inserting or deleting zeros. No CRC bytes are sent or monitored nor are flags, aborts or Go-aheads. No
address recognition is monitored. The receiver or transmitter must be enabled through Control Register 1 as well as
setting CH
0
EN.
HRxEN
HTxEN
EOP
FA
Mark Idle
Trans
HDLC Control Register 1
ADDRESS = 03h WRITE/READ VERIFY
Power Reset Value
0000 0000
7
6
5
4
3
2
1
0
Adrec HRxEN HTxEN
EOP
Mark
Idle
Trans
-
FA
Intgen
Is set to a 1 when an interrupt (in conjunction with the Interrupt Mask Register) has been generated by the HDLC. This is
an asynchronous event. It is reset when the Interrupt Register is read.
Is set to a 1 when an Idle Channel state (15 or more ones) has been detected by the receiver. This is an asynchronous
event. Status becomes valid after first 15 bits or the first zero bit received.
Indicates the status of the next byte to be read from the Rx FIFO.
RxBS2
RxBS1
Byte status
1
1
last byte (bad packet)
0
1
first byte
1
0
last byte (good packet)
0
0
packet byte
- If two consecutive first byte signals are received without an intervening last byte, then an overflow has occurred and the
first packet (or packets) are bad. A bad packet indicates that either a frame abort has occurred or the FCS did not match.
- On power-up these bits are in an indeterminate state until the first byte is written to Rx FIFO.
Idle Chan
RxBS2,
RxBS1
Note
Txstat2,
Txstat1
These two bits are encoded to indicate the present state of Tx FIFO. This is an asynchronous event.
Txstat2
Txstat1
Tx FIFO Status
0
0
TxFULL
0
1
5 OR MORE BYTES (15 if Fltx set)
1
1
4 OR LESS BYTES (14 if Fltx set)
1
0
TxEMPTY
Rxstat2,
Rxstat1
These two bits are encoded to indicate the present state of Rx FIFO. This is an asynchronous event.
Rxstat2
Rxstat1
Rx FIFO Status
0
0
RxEMPTY
0
1
14 OR LESS BYTES (4 if Flrx set)
1
1
15 OR MORE BYTES (5 if Flrx set)
1
0
RxOVERFLOW EXISTS
HDLC Status Register
ADDRESS = 04h READ
Power Reset Value
00XX 1000
7
6
5
4
3
2
1
0
Intgen
Idle
Chan
RxBS2 RxBS1Tx2
Txstat Rxstat Rxstat
1
2
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9092 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) |
| MT9094 | Digital Telephone (DPhone-II)(數(shù)字電話) |
| MT9122 | Dual Voice Echo Canceller with Tone Detection(雙話音回聲消除器（帶音調(diào)檢測功能）) |
| MT9122AE | CMOS Dual Voice Echo Canceller with Tone Detection |
| MT9122AP | CMOS Dual Voice Echo Canceller with Tone Detection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9092AP | 制造商:Microsemi Corporation 功能描述: |
| MT9092AP1 | 制造商:Zarlink Semiconductor Inc 功能描述:DGTL TEL 44PLCC - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE H-PHONE-PLUS PLCC |
| MT9092APR | 制造商:Microsemi Corporation 功能描述:DGTL TEL 44PLCC - Tape and Reel |
| MT9092APR1 | 制造商:Microsemi Corporation 功能描述:DGTL TEL 44PLCC - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 44PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 44PLCC |
| MT9094 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone (DPhone-II) |
發(fā)布緊急采購，3分鐘左右您將得到回復。