- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359235 > MT9160AN1 (Zarlink Semiconductor Inc.) 3 Volt Multi-Featured Codec (MFC) PDF資料下載
參數資料
| 型號： | MT9160AN1 |
| 廠商： | Zarlink Semiconductor Inc. |
| 元件分類： | Codec |
| 英文描述： | 3 Volt Multi-Featured Codec (MFC) |
| 中文描述： | 3伏多精選編解碼器（MFC）中 |
| 文件頁數： | 5/33頁 |
| 文件大小： | 527K |
| 代理商： | MT9160AN1 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
MT91L60/61
Data Sheet
5
Zarlink Semiconductor Inc.
Functional Description
Filter/Codec
The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain
compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are
programmable. These are ITU-T G.711 A-law or
μ
-Law, with true-sign/Alternate Digit Inversion or true-sign/Inverted
Magnitude coding, respectively. Optionally, sign-magnitude coding may also be selected for proprietary
applications.
The Filter/Codec block also implements transmit and receive audio path gains in the analog domain. A
programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the
handset receiver. This side tone path feature is disabled by default. Figure 3 depicts the nominal half-channel and
side-tone gains for the MT91L60/61.
In the event of PWRST, the MT91L60/61 defaults such that the side-tone path is off, all programmable gains are set
to 0dB and ITU-T
μ
-Law is selected. Further, the digital port is set to SSI mode operation at 2048 kb/s and the FDI
and driver sections are powered up. (See Microport section.)
The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide
dynamic range from a single 3 volt supply design. This fully differential architecture is continued into the Transducer
Interface section to provide full chip realization of these capabilities for the handset functions.
A reference voltage (V
Ref
), for the conversion requirements of the Codec section, and a bias voltage (V
Bias
), for
biasing the internal analog sections, are both generated on-chip. V
Bias
is also brought to an external pin so that it
may be used for biasing external gain setting amplifiers. A 0.1
μ
F capacitor must be connected from V
Bias
to analog
ground at all times. Although V
Ref
may only be used internally, a 0.1
μ
F capacitor must be connected from V
Ref
to
ground. The analog ground reference point for these two capacitors must be physically the same point. To facilitate
this the V
Ref
and V
Bias
pins are situated on adjacent pins.
The transmit filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain
control = 0 dB). Gain control allows the output signal to be increased up to 7 dB. An anti-aliasing filter is included.
This is a second order lowpass implementation with a corner frequency at 25 kHz.
The receive filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain control
= 0 dB). Gain control allows the output signal to be attenuated up to 7 dB. Filter response is peaked to compensate
for the sinx/x attenuation caused by the 8 kHz sampling rate.
Side-tone is derived from the input of the Tx filter and is not subject to the gain control of the Tx filter section. Side-
tone is summed into the receive handset transducer driver path after the Rx filter gain control section so that Rx
gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the gain control
bits located in Gain Control Register 2 (address 01h).
Transmit and receive filter gains are controlled by the TxFG
0
-TxFG
2
and RxFG
0
-RxFG
2
control bits, respectively.
These are located in Gain Control Register 1 (address 00h). Transmit filter gain is adjustable from 0dB to +7dB and
receive filter gain from 0dB to -7dB, both in 1dB increments.
Side-tone filter gain is controlled by the STG
0
-STG
2
control bits located in Gain Control Register 2 (address 01h).
Side-tone gain is adjustable from -9.96 dB to +9.96 dB in 3.32 dB increments.
Companding law selection for the Filter/Codec is provided by the A/
μ
companding control bit while the coding
scheme is controlled by the Smag/ITU-T control bit. The A/
μ
control bit is logically OR’ed with the A/
μ
pin providing
access in both controller and controllerless modes. Both A/
μ
and Smag/ITU-T reside in Control Register 2 (address
04h). Table 1 illustrates these choices.
相關PDF資料 |
PDF描述 |
|---|---|
| MT91610 | Programmable Ringing SLIC |
| MT91610AQ | Programmable Ringing SLIC |
| MT91610 | Analog Ringing SLIC |
| MT91610AQ | Analog Ringing SLIC |
| MT9162AN1 | 5 Volt Single Rail Codec |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT9160AS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT9160B | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS 5 Volt Multi-Featured Codec (MFC) |
| MT9160BE | 制造商:Microsemi Corporation 功能描述:MULTI-FEATURED CODEC 24PDIP - Rail/Tube |
| MT9160BN | 制造商:Microsemi Corporation 功能描述: |
| MT9160BS | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。