- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9161B (Mitel Networks Corporation) 5 Volt Multi-Featured Codec (MFC)(5V 多特性編解碼器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9161B |
| 廠商： | Mitel Networks Corporation |
| 元件分類： | Codec |
| 英文描述： | 5 Volt Multi-Featured Codec (MFC)(5V 多特性編解碼器) |
| 中文描述： | 5伏多功能的編解碼器（MFC）中（5V的多特性編解碼器） |
| 文件頁數(shù)： | 6/30頁 |
| 文件大?。?/td> | 154K |
| 代理商： | MT9161B |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
MT9160B/61B
Advance Information
84
Motorola/National operation. Refer to the relative
timing diagrams of Figures 5 and 6.
Receive data is sampled on the rising edge of SCLK
while transmit data is made available concurrent with
the falling edge of SCLK.
Flexible Digital Interface
A serial link is required to transport data between the
MT9160B/61B and an external digital transmission
device. The MT9160B/61B utilizes the ST-BUS
architecture defined by Mitel Semiconductor but also
Figure 4 - Serial Port Relative Timing for Intel Mode 0
Figure 5 - Serial Port Relative Timing for Motorola Mode 00/National Microwire
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
X
X
A
2
A
1
A
0
R/W
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
Delays due to internal processor timing which are transparent.
The MT9160:-latches received data on the rising edge of SCLK.
-outputs transmit data on the falling edge of SCLK.
y
The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The
subsequent byte is always data until terminated via CS returning high.
A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again.
The COMMAND/ADDRESS byte contains:
1 bit - Read/Write
3 bits - Addressing Data
4 bits - Unused
y
COMMAND/ADDRESS
DATA INPUT/OUTPUT
COMMAND/ADDRESS:
DATA 1
RECEIVE
DATA 1
TRANSMIT
SCLK
CS
D
7
D
0
X
X
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
y
COMMAND/ADDRESS
DATA INPUT/OUTPUT
COMMAND/ADDRESS:
DATA 2
RECEIVE
DATA 1
TRANSMIT
SCLK
CS
R/W
X
A
1
A
0
X
D
7
D
0
Delays due to internal processor timing which are transparent.
The MT9160:-latches received data on the rising edge of SCLK.
-outputs transmit data on the falling edge of SCLK.
The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The
subsequent byte is always data until terminated via CS returning high.
A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again.
The COMMAND/ADDRESS byte contains:
1 bit - Read/Write
3 bits - Addressing Data
4 bits - Unused
y
X
X
A
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9162 | ISO2-CMOS 5 Volt Single Rail Codec |
| MT9171 | Digital Subscriber Interface Circuit with RxSB(數(shù)字用戶接口電路（帶接收同步位）) |
| MT9172 | Digital Network Interface Circuit with RxSB(數(shù)字網(wǎng)絡(luò)接口電路（帶接收同步位）) |
| MT9173AE | Digital Subscriber Interface Circuit with RxSB |
| MT9173AN | Digital Subscriber Interface Circuit with RxSB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9161BE | 制造商:Microsemi Corporation 功能描述:MULTI-FEATURED CODEC 24SOIC W - Rail/Tube |
| MT9161BN | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS 5 Volt Multi-Featured Codec (MFC) |
| MT9161BS | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:5 Volt Multi-Featured Codec (MFC) |
| MT9162 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:5 Volt Single Rail Codec |
| MT9162AE | 制造商:Microsemi Corporation 功能描述:CODEC 20PDIP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。