參數(shù)資料
型號(hào): MVTX2803AG
廠商: ZARLINK SEMICONDUCTOR INC
元件分類(lèi): 網(wǎng)絡(luò)接口
英文描述: Unmanaged 8-Port 1000 Mbps Ethernet Switch
中文描述: DATACOM, LAN SWITCHING CIRCUIT, PBGA596
封裝: 40 X 40 MM, 2.33 MM HEIGHT, MS-034, HSBGA-596
文件頁(yè)數(shù): 19/127頁(yè)
文件大?。?/td> 1706K
代理商: MVTX2803AG
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
MVTX2803
Data Sheet
19
Zarlink Semiconductor Inc.
6.2.3 RxDMA
The RxDMA arbitrates among switch requests from each Rx interface. It also buffers the first 64 bytes of each
frame for use by the search engine when the switch request has been made.
6.2.4 TxQ Manager
First, the TxQ manager checks the per-class queue status and global Reserved resource situation, and using
this information, makes the frame dropping decision after receiving a switch response. If the decision is not to
drop, the TxQ manager requests that the FCB manager link the unicast frame’s FCB to the correct
per-port-per-class TxQ. If multicast, the TxQ manager writes to the multicast queue for that port and class. The
TxQ manager can also trigger source port flow control for the incoming frame’s source if that port is flow control
enabled. Second, the TxQ manager handles transmission scheduling; it schedules transmission among the
queues representing different classes for a port. Once a frame has been scheduled, the TxQ manager reads
the FCB information and writes to the correct port control module.
6.3 Port Control
The port control module calculates the SRAM read address for the frame currently being transmitted. It also
writes start of frame information and an end of frame flag to the MAC TxFIFO. When transmission is done, the
port control module requests that the buffer be released.
6.4 TxDMA
The TxDMA multiplexes data and address from port control, and arbitrates among buffer release requests from
the port control modules.
7.0 Quality of Service and Flow Control
7.1
Model
Quality of service (QoS) is an all-encompassing term for which different people have different interpretations. In
this chapter, quality of service assurances means the allocation of chip resources so as to meet the latency and
bandwidth requirements associated with each traffic class. There is nothing presupposed about the offered
traffic pattern. If the traffic load is light, then ensuring quality of service is straightforward. But if the traffic load
is heavy, the MVTX2803AG must intelligently allocate resources so as to assure quality of service for high
priority data.
The network manager must assign importance for the application types, such as voice, file transfer, or web
browsing. The manager can then subdivide the applications into classes and set up a service contract with
each. The contract may consist of bandwidth or latency assurances per class. Sometimes it may even reflect
an estimate of the traffic mix offered to the switch, though this is not required.
The table below shows examples of QoS applications with eight transmission priorities, including best effort
traffic for which no bandwidth or latency assurances are provided.
Class
Example
Assured Bandwidth
(user defined)
Low Drop Subclass
(If class is oversubscribed,
these packets are the last to
be dropped)
High Drop Subclass
(If class is oversubscribed,
these packets are the first
to be dropped)
Highest transmission
priorities, P7
Latency < 200
μ
s
300 Mbps
Sample application:
control
information
Table 1 - Two-dimensional World Traffic
相關(guān)PDF資料
PDF描述
MVTX2804 8-Port 1000 Mbps Ethernet Distributed Switch
MVTX2804AG 8-Port 1000 Mbps Ethernet Distributed Switch
MVV200 Analog IC
MW005A DC-to-DC Voltage Converter
MW005AJ DC-to-DC Voltage Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MVTX2803AG2 制造商:Microsemi Corporation 功能描述:
MVTX2804 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:8-Port 1000 Mbps Ethernet Distributed Switch
MVTX2804AG 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:8-Port 1000 Mbps Ethernet Distributed Switch
MVTX2804AG2 制造商:Microsemi Corporation 功能描述:
MVU10-10FBK 功能描述:端子 D-10-1103K BS-33-10-P 85299 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類(lèi)型:Crimp