- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69041 > MX98216EC (MACRONIX INTERNATIONAL CO LTD) 16 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 PDF資料下載
參數(shù)資料
| 型號(hào)： | MX98216EC |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 14/37頁 |
| 文件大?。?/td> | 269K |
| 代理商： | MX98216EC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
MX98216EC
P/N:PM0781
REV. 0.2, Apr, 18, 2001
21
29.5-3
PHY/ALR Command
In PHY register access
000 : A searching function for PHY ID and PHY register number when
CPU access data filled relevant information.
001 : A command for switch internal control register to CPU access data
based on read operation or a command for CPU access data to
register to switch internal control register based on write operation.
100 : A command for content of PHY register to switch internal control
register based on read operation or a command for switch internal
control register to PHY register based on write operation.
In address table access
000 : MAC ID for address bit [15:0] access from CPU access data to
switch internal control register based on CPU write operation.
It
also can be MAC ID access bit [15:0] from switch internal control
register to CPU access data based on CPU read operation.
001 : MAC ID for address bit [31:16] access from CPU access data to
internal control register and based on CPU write operation; and vice
versa.
010 : MAC ID for address bit [47:32] access from CPU access data to
switch internal control register based on CPU write operation; and
vice versa.
011 : Status of address table entry access like port number bit [8:4], aging
timer bit [3:1], and valid bit [0] from switch internal control register to
CPU access data based on CPU read operation.
100 : Based on read operation from content of an address table entry to
switch internal control register or write operation from switch internal
control register to content of an address table entry.
R/W
0x0H
29.10-6
Frozen Port
The switch provides frozen function for an entry in address table; that is,
an entry with learned MAC address and port number as an input will
protect not to be aging out when the port number and assigned MAC have
been set. Frozen function can only work on the first layer of address
table.
It’ s because the entry of second-layer of address table should be
for dynamic MAC address.
If frozen port sets to all one and CPU
read/write command is one, the frozen MAC address will be released.
If
frozen port sets all one and CPU read/write command is zero, the host
processor will read the content of second layer of address table.
R/W
0x00H
29.15-11
Reserved
R/W
0x00H
Flow Control Enable (8-15) (Reg2AH), default = 0x0000H
BIT
DESCRIPTION
TYPE
DEFAULT
2A.7-0
Flow Control Enable
IEEE 802.3x flow control for port 8-15.
One bit per port; e.g. bit 0 for port
8 and bit 7 for port 15.
0 : disable
1 : enable
R/W
0x00H
2A.15-8
N/A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98902AQC | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQCC84 |
| P024T048T12AL | 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE |
| P048T048M12AL | 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE |
| P048F048M12AL | 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE |
| PADS1298CZXGT | SPECIALTY ANALOG CIRCUIT, PBGA64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98224EC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:24-port Dual-Speed Ethernet Switch Controller |
| MX98702 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| MX98704 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
| MX98704EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
| MX98704QC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。